
**Road vehicles— FlexRay
communications system —**

**Part 5:
Electrical physical layer conformance
test specification**

Véhicules routiers — Système de communications FlexRay —

*Partie 5: Spécification d'essai de conformité de la couche d'application
électrique*



STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013



COPYRIGHT PROTECTED DOCUMENT

© ISO 2013

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either ISO at the address below or ISO's member body in the country of the requester.

ISO copyright office
Case postale 56 • CH-1211 Geneva 20
Tel. + 41 22 749 01 11
Fax + 41 22 749 09 47
E-mail copyright@iso.org
Web www.iso.org

Published in Switzerland

Contents

Page

Foreword	v
Introduction.....	vi
1 Scope	1
2 Normative references	1
3 Terms, definitions, symbols and abbreviated terms	1
3.1 Terms and definitions	1
3.2 Abbreviated terms	2
4 Document reference according to OSI model	3
5 Conventions	4
5.1 General	4
5.2 Notational conventions.....	4
6 Test environment.....	4
6.1 Test case architecture.....	4
6.2 Test method	5
6.3 Test environment.....	9
6.4 Test topology	9
6.5 Test equipment	27
7 Stress Conditions	34
7.1 Ground shift	34
7.2 Low battery voltage inside operational range	35
7.3 Undervoltage.....	36
7.4 Dynamic low battery voltage	37
7.5 Dynamic low supply voltage	38
7.6 Failures	41
7.7 Babbling idiot.....	47
7.8 Dynamic ground shift.....	47
7.9 EMC	48
7.10 ESD	48
7.11 Temperature tests	48
7.12 Common mode offset.....	48
8 Parameter List.....	49
8.1 General	49
8.2 Static test cases	50
8.3 Communication	50
8.4 Host Interface.....	54
8.5 Mode	55
8.6 Power supply	59
8.7 Environment.....	61
8.8 Dynamic low battery voltage	62
8.9 Dynamic low supply voltage	62
8.10 Failure	62
8.11 Functional class	65
8.12 Simulation	65
9 Test Cases for Bus Drivers.....	65
9.1 Configuration	66
9.2 Static test cases	89
9.3 Test cases	97

10	Test cases for Active Stars	563
10.1	General	563
10.2	Configuration	563
10.3	Static test cases	577
10.4	Test cases	584
11	Test cases for Active Stars with communication controller interface	717
11.1	Configuration	717
11.2	Static test cases	724
11.3	Test cases	728
12	Test Cases for Active Stars with host interface	795
12.1	Configuration	795
12.2	Static test cases	800
12.3	Test cases	803
Annex A (normative) FlexRay parameters		922
Bibliography		930

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

Foreword

ISO (the International Organization for Standardization) is a worldwide federation of national standards bodies (ISO member bodies). The work of preparing International Standards is normally carried out through ISO technical committees. Each member body interested in a subject for which a technical committee has been established has the right to be represented on that committee. International organizations, governmental and non-governmental, in liaison with ISO, also take part in the work. ISO collaborates closely with the International Electrotechnical Commission (IEC) on all matters of electrotechnical standardization.

International Standards are drafted in accordance with the rules given in the ISO/IEC Directives, Part 2.

The main task of technical committees is to prepare International Standards. Draft International Standards adopted by the technical committees are circulated to the member bodies for voting. Publication as an International Standard requires approval by at least 75 % of the member bodies casting a vote.

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. ISO shall not be held responsible for identifying any or all such patent rights.

ISO 17458-5 was prepared by Technical Committee ISO/TC 22, *Road vehicles*, Subcommittee SC 3, *Electrical and electronic equipment*.

ISO 17458 consists of the following parts, under the general title *Road vehicles — FlexRay communications system*:

- *Part 1: General information and use case definition*
- *Part 2: Data link layer specification*
- *Part 3: Data link layer conformance test specification*
- *Part 4: Electrical physical layer specification*
- *Part 5: Electrical physical layer conformance test specification*

Introduction

The FlexRay communications system is an automotive focused high speed network and was developed with several main objectives which were defined beyond the capabilities of established standardized bus systems like CAN and some other proprietary bus systems. Some of the basic characteristics of the FlexRay protocol are synchronous and asynchronous frame transfer, guaranteed frame latency and jitter during synchronous transfer, prioritization of frames during asynchronous transfer, single or multi-master clock synchronization, time synchronization across multiple networks, error detection and signalling, and scalable fault tolerance.

The FlexRay communications system is defined for advanced automotive control applications. It serves as a communication infrastructure for future generation high-speed control applications in vehicles by providing:

- A message exchange service that provides deterministic cycle based message transport;
- Synchronization service that provides a common time base to all nodes;
- Start-up service that provides an autonomous start-up procedure;
- Error management service that provides error handling and error signalling;
- Wakeup service that addresses the power management needs;

This bus system has been developed with several main objectives which were defined beyond the capabilities of existing bus systems like CAN and some other proprietary bus systems. This advanced automotive communication system specifies support for:

- Scalable static and dynamic message transmission (deterministic and flexible);
- High net data rate of 5 Mbit/sec; gross data rate approximately 10 Mbit/sec;
- Scalable fault-tolerance (single and dual channel);
- Error containment on the physical layer through an independent Bus Guardian;
- Fault tolerant clock synchronisation (global time base).

Since start of development the automotive industry world wide supported the specification development. The FlexRay communications system has been successfully implemented in production vehicles today.

The ISO 17458 series specifies the use cases, the communication protocol and physical layer requirements of an in-vehicle communication network called "FlexRay communications system".

This part of ISO 17458 has been established in order to define the use cases for vehicle communication systems implemented on a FlexRay data link.

To achieve this, it is based on the Open Systems Interconnection (OSI) Basic Reference Model specified in ISO/IEC 7498-1 [1] and ISO/IEC 10731 [6], which structures communication systems into seven layers. When mapped on this model, the protocol and physical layer requirements specified by ISO 17458 are broken into:

- Diagnostic services (layer 7), specified in ISO 14229-1 [7], ISO 14229-4 [9];
- Presentation layer (layer 6), vehicle manufacturer specific;
- Session layer services (layer 5), specified in ISO 14229-2 [8];

- Transport layer services (layer 4), specified in ISO 10681-2 [5];
- Network layer services (layer 3), specified in ISO 10681-2 [5];
- Data link layer (layer 2), specified in ISO 17458-2, ISO 17458-3;
- Physical layer (layer 1), specified in ISO 17458-4, ISO 17458-5;

in accordance with Table 1.

Table 1 — FlexRay communications system specifications applicable to the OSI layers

Applicability	OSI 7 layers	FlexRay communications system	Vehicle manufacturer enhanced diagnostics
Seven layer according to ISO 7498-1 and ISO/IEC 10731	Application (layer 7)	vehicle manufacturer specific	ISO 14229-1, ISO 14229-4
	Presentation (layer 6)	vehicle manufacturer specific	vehicle manufacturer specific
	Session (layer 5)	vehicle manufacturer specific	ISO 14229-2
	Transport (layer 4)	vehicle manufacturer specific	ISO 10681-2
	Network (layer 3)	vehicle manufacturer specific	
	Data link (layer 2)	ISO 17458-2, ISO 17458-3	
	Physical (layer 1)	ISO 17458-4, ISO 17458-5	

Table 1 shows ISO 17458 Parts 2 – 5 being the common standards for the OSI layers 1 and 2 for the FlexRay communications system and the vehicle manufacturer enhanced diagnostics.

The FlexRay communications system column shows vehicle manufacturer specific definitions for OSI layers 3 – 7.

The vehicle manufacturer enhanced diagnostics column shows application layer services covered by ISO 14229-4 which have been defined in compliance with diagnostic services established in ISO 14229-1, but are not limited to use only with them. ISO 14229-4 is also compatible with most diagnostic services defined in national standards or vehicle manufacturer's specifications. The presentation layer is defined vehicle manufacturer specific. The session layer services are covered by ISO 14229-2. The transport protocol and network layer services are specified in ISO 10681.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

Road vehicles — FlexRay communications system — Part 5: Electrical physical layer conformance test specification

IMPORTANT — According to ISO 17458-4, the FlexRay communications system was specified focusing on a data rate of 10 Mbit/s. Therefore this conformance test specification regards the use of systems with a data rate of 10 Mbit/s only whereas the physical layer also works properly in systems with data rates in the range from 2,5 Mbit/s to 10 Mbit/s according to ISO 17458-4.

1 Scope

This part of ISO 17458 specifies the conformance test for the electrical physical layer of the FlexRay communications system.

This part of ISO 17458 defines a test that considers ISO 9646 and ISO 17458-4.

The purpose of this part of ISO 17458 is to provide a standardized way to verify whether FlexRay Bus Driver and Active Star products are compliant to ISO 17458-4. The primary motivation is to ensure a level of interoperability of FlexRay Bus Drivers and Active Stars from different sources in a system environment.

This part of ISO 17458 provides all necessary technical information to ensure that test results will be identical even on different test systems, provided that the particular test suite and the test system are compliant to the content of this part of ISO 17458.

2 Normative references

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

ISO 17458-1, *Road vehicles — FlexRay communications system — Part 1: General information and use case definition*

ISO 17458-2, *Road vehicles — FlexRay communications system — Part 2: Data link layer specification*

ISO 17458-4, *Road vehicles — FlexRay communications system — Part 4: Electrical physical layer specification*

3 Terms, definitions, symbols and abbreviated terms

3.1 Terms and definitions

For the purposes of this document, the terms and definitions given in ISO 17458-1, ISO 17458-2, ISO 17458-4 and the following apply.

3.1.1

bus driver – communication controller interface

BD-CC-interface

see “*BD-BD interface*” when replacing one *BD* by a *CC*

3.1.2

cable

term that summarises all necessary components to implement a FlexRay *transmission line*:

two twisted or untwisted wires to be connected to *BP* and *BM*, isolators to mount the wires, an optional shield, an optional wire to strengthen the shield, an optional sheath, etc.

3.1.3

communication controller – bus driver interface

CC-BD-interface

see “*BD-CC-interface*”

3.1.4

communication channel

FlexRay allows a single *CC* to distribute data-frames independent from each other on two different hardware paths or *topologies*. From an abstract view each path is named “*communication channel*”.

3.2 Abbreviated terms

LT lower tester

UT upper tester

4 Document reference according to OSI model

Figure 1 depicts the FlexRay document reference according to OSI model.




Figure 1 — FlexRay document reference according to OSI model

5 Conventions

5.1 General

ISO 17458, ISO 10681 and ISO 14229-4 are based on the conventions specified in the OSI Service Conventions (ISO/IEC 10731) as they apply for physical layer, protocol, network & transport protocol and diagnostic services.

5.2 Notational conventions

Notational conventions are listed in ISO 17458-4.

6 Test environment

6.1 Test case architecture

Each test case is specified with the following parts that must all be described unambiguously:

- Test case name
a name for this test case.
- Test purpose
a description of the motivation for this test case.
- Configuration
the state of the test environment for this test case.
- Preamble (setup state)
the steps to do before the specified test case could be executed.
- Test execution
the description of the execution of this test case.
- Postamble
the steps to do after the specified test case in order to have a defined state.
- Pass criteria
the criteria to judge the test result.
- Test instances
this is an optional part and contains test cases, that are summarised in tabular form because they are executed separately with only minor changes in comparison to the first test case within this group.

Every test case is independent from the other test cases.

Several test cases are performed with the presence of stress conditions in order to check the robustness of the IUT. These stress conditions are specified in detail in Clause 7.

The test parameters are FlexRay variables or constants that are defined in ISO 17458-4. These test parameters are specified in detail in Clause 8.

Every test case starts at the beginning of the preamble and ends after the postamble. There is no delay between the preamble and the test execution and between the test execution and the postamble.

The pass criteria are related only to the test execution.

Product specific items are not part of this International Standard.

6.2 Test method

6.2.1 General

The FlexRay BD has several interfaces, that are supplied by specified power supplies and stimuli and observed by external components (signal measurements). The requirements for those generators and signal measurements are specified in 6.5.

The interfaces of the BD are separated in two parts:

- Analog interface
bus (service provider) and supply pins.
- Digital interface
the pins for connecting the BD with the FlexRay protocol components.


Each test case describes the used pins for supplying, stimulation and observation.

The used test method for the FlexRay PL regarding [2] is the local test method, see also Figure 2.

The local test method contains a Lower Tester (LT) for the analog interface (bus) and an Upper Tester (UT) for the digital interface. Both are part of the test system. The coordination of the test cases is done by the test coordination procedure (TCP).

The whole test is controlled by the supervisor (SV) that is also part of the test system. The SV controls the UT and LT with the TCP.

Figure 2 depicts the local test method of ISO 9646-1:1994.



Key


ASP	Abstract service primitive
IUT	Implementation under test
PCO	Point of control and observation
PDU	Protocol data unit
SV	Supervisor
SUT	System under test
TCP	Test control procedure

Figure 2 — Local test method

6.2.2 Upper Tester

The UT has to provide test data, control and observe the IUT at its upper interface. The implementation has to keep in mind the possibility of two different host interfaces of the IUT as specified in ISO 17458-4.

Figure 3 shows the mandatory signals of the IUT that the conformance test considers:



Components

IUT	Implementation Under Test
UT	Upper Tester

Connections and supplies

BGE	Bus guardian enable
ERRN	Error not
INH1	Inhibit 1
INTN	Inhibit n
RxD	Receive data
RxEN	Receive enable
SPI	Serial peripheral interface
STBN	Standby not
TxD	Transmit data
TxEN	Transmit enable not


Figure 3 — Upper Tester

The tasks of the UT are:

- Provide test data streams
- Change the mode of the IUT
- Observe and acquire the error line
- Observe and acquire the received data stream
- Provide IUT functions to the supervisor
- Provide test system functionality to the IUT

6.2.3 Lower Tester

The Lower Tester has to provide data and observe the IUT at its lower interface – the supply and bus interface of the IUT. Figure 4 shows an overview of the Lower Tester.



Components

IUT	Implementation Under Test
LT	Lower Tester

Connections and supplies

BM	Bus minus
BP	Bus plus
GND	Ground connection
V _{CC}	Supply voltage for digital signals

Figure 4 — Lower Tester

The tasks of the Lower Tester are:

- Generate and control bus failures
- Generate ground shift
- Control the supply voltages
- Provide IUT functions to the supervisor
- Provide test system functionality to the IUT

6.2.4 Supervisor

The SV has to control and observe the whole test system and communicates with the IUT via the LT and UT.

The tasks of the SV are:

- Control the LT and UT
- Observe and acquire the LT and UT
- Control and observe optional measurement devices
- Execute and coordinate test procedures
- Create the test report

6.3 Test environment

The following parameters are constants within the conformance test and used in the *standard environment*:

- Temperature: ambient
- Moisture: ambient
- Test topology: as described in 6.4
- Termination: as described in the test topology; differences are specified in the used test case
- Amount of nodes: as described in the test topology
- Amount of Stars: as described in the test topology
- Baud rate: 10 Mbit/s (gdBit = 100 ns) as part of the harmonized baud rates in the FlexRay consortium
- Common mode choke: as specified in 6.4.6

6.4 Test topology


6.4.1 General

The purpose is to test the expected worst case of a possible topology with the maximum number of cascaded Active Stars, one passive star and one passive bus.

It is sufficient to test only with one physical channel, because the behaviour of the physical layer is independent from the number of used channels in a communication network.

The used test topology is described in the following subclauses and shown in Figure 5.

Figure 5 depicts the conformance test topology.



Components

AS	Active Star
BS _x	Bus splice x
CS	Cable shield connection
N _x	FlexRay node x
PS	Passive Star
T	Bus termination

Connections and supplies

GND	System ground

NOTE 1 V_{ANY} is not a supply voltage. It is a voltage used as stress condition where BP and BM are short-circuit to this voltage. V_{ANY} is product-specific and varies from the implementation of supply voltages of the IUT and the ground shift.

NOTE 2 Further details of the cable lengths used in the test topology are given in Table 2.

Figure 5 — Conformance test topology

Description of the test topology:

- For detailed description of the AS hardware see 6.4.7.
- A detailed description of the passive star hardware is given in 6.4.8.
- A detailed description of the passive bus hardware is given in 6.4.9.
- Nodes without ground shift stress shall be connected with their negative terminal to one of the ground splices that are mounted on the stainless steel chassis.
- The four ground splices shall be mounted near the nodes and the AS to consider the length of the GND cables of the nodes and the AS. The following nodes are connected to one of the GND splices:
 - GND splice 1: Nodes 11, 12, 13 and 14
 - GND splice 2: Nodes 21, 22, 23 and 24
 - GND splice 3: Nodes 1, 2 and the AS
 - GND splice 4: negative terminal of all supplies

- Nodes that are stressed with ground shift are connected to a switch¹⁾ that guarantees that these nodes could be connected directly to ground or are stressed by ground shift. This switch shall be controllable by the SV. The attenuation of the used switches shall be as small as possible. The switch shall be on the nodes and the AS. The connections from the switch to the terminals shall be as short as possible.
- The ground shift terminal of the nodes and the AS are connected to the positive terminal of the ground shift generator. The length of this cable is 1 m.
- The negative terminal of the ground shift generator is connected to the GND splice of the test system (chassis). The length of this cable is 1 m.
- All nodes shall be connected to the V_{BAT} splice (+) that is mounted on the chassis. The V_{BAT} splice is a separate board on which the splices for the supply voltages are placed.
- The AS shall be connected to the V_{BAT} splice (+) for the AS that is mounted on the chassis.
- The AS shall be connected to the V_{CC} splice (+) for the AS that is mounted on the chassis.
- The AS shall be connected to the V_{IO} splice (+) for the AS that is mounted on the chassis.
- The AS shall be connected to the V_{ANY} splice with a cable length of 3 m.
- Node 24 shall be connected to the V_{BAT} splice (+) for the node that is mounted on the chassis.
- Node 24 shall be connected to the V_{CC} splice (+) for the node that is mounted on the chassis.
- Node 24 shall be connected to the V_{IO} splice (+) for the node that is mounted on the chassis.
- Node 24 shall be connected to the V_{ANY} splice with a cable length of 3 m.
- Node 23 shall be connected to the V_{CC} splice (+) for the node that is mounted on the chassis.
- Node 23 shall be connected to the V_{IO} splice (+) for the node that is mounted on the chassis.
- Node 21 shall be connected to the V_{CC} splice (+) for the node that is mounted on the chassis.
- Node 21 shall be connected to the V_{IO} splice (+) for the node that is mounted on the chassis.
- The chassis shall be a steel plate for the ground connections of the IUTs and the power supply.
- The chassis is connected to the negative terminal of the power supply (clamp 31).
- The V_{BAT} splice is connected to the positive terminal of the power supply (clamp 30).
- The V_{BAT} splice for the nodes is connected to the positive terminal of the nodes V_{BAT} power supply.
- The V_{BAT} splice for the AS is connected to the positive terminal of the AS V_{BAT} power supply.
- The V_{CC} splice for the AS is connected to the positive terminal of the first +5 V power supply.
- The V_{BAT} splice for the node 24 is connected to the positive terminal of the V_{BAT} power supply for node 24.

1) The switch shall be on the nodes and the AS. The connections from the switch to the terminals shall be as short as possible.

- The V_{CC} splice for the node 24 is connected to the positive terminal of the second +5 V power supply.
- The V_{IO} splice for the node 24 is connected to the positive terminal of the V_{IO} reference voltage.
- All communication channels shall be terminated regarding ISO 17458-4.
- The shield of every link shall be terminated regarding ISO 17458-4.
- The bus cables shall meet the requirements of ISO 17458-4; see also 6.4.10.1. All bus cables are shielded. The shield is only connected at the AS (see also 6.4.3).
- The supply cables shall meet the requirements specified in 6.4.10.2.

The following topics are part of the implementation of the conformance test, but have to meet ISO 17458-4:

- the type of mounting of the IUTs on the chassis
- the type and manufacturer of the cables
- the type and manufacturer of the connectors
- the type of the splices
- the wiring of the IUT

6.4.2 Cable overview of the test topology

Table 2 gives a full overview of the cables of the test topology

Table 2 — Cable overview of test topology

No.	Type	From	To	Length m	Termination	Remarks
1	Bus wire	Node 1	Active Star	1	Both ends	—
2	Ground wire	Node 1	GND splice 3	0,5	—	—
3	Supply wire	Node 1	V_{BAT} splice	2	—	—
4	Bus wire	Node 2	Active Star	3,5	Both ends	—
5	Ground wire	Node 2	GND splice 3	5	—	This node emulates an ECU in a roof of a vehicle where no ground splice in the roof is available.
6	Supply wire	Node 2	V_{BAT} splice	6	—	—
7	Bus wire	Node 11	Bus splice 1	0,3	No termination	Part of the passive bus
8	Ground wire	Node 11	GND splice 1	0,5	—	—
9	Supply wire	Node 11	V_{BAT} splice	6	—	—
10	Bus wire	Node 12	Bus splice 1	0,3	Only at node 12	Part of the passive bus

No.	Type	From	To	Length m	Termination	Remarks
11	Ground wire	Node 12	GND splice 1	0,5	—	—
12	Supply wire	Node 12	V _{BAT} splice	8	—	—
13	Bus wire	Node 13	Bus splice 2	0,3	No termination	Part of the passive bus
14	Ground wire	Node 13	GND splice 1	0,5	—	—
15	Supply wire	Node 13	V _{BAT} splice	9	—	—
16	Bus wire	Node 14	Bus splice 3	0,3	No termination	Part of the passive bus
17	Ground wire	Node 14	GND splice 1	0,5	—	—
18	Supply wire	Node 14	V _{BAT} splice	10	—	—
19	Bus wire	Node 21	Passive star	0,25	No termination	Connected to the passive star
20	Ground wire	Node 21	GND splice 2	0,5	—	—
21	Supply wire	Node 21	V _{BAT} splice	4	—	—
22	Bus wire	Node 22	Passive star	0,25	No termination	Connected to the passive star
23	Ground wire	Node 22	GND splice 2	0,5	—	—
24	Supply wire	Node 22	V _{BAT} splice	3	—	—
25	Bus wire	Node 23	Passive star	1	Only at node 23	Connected to the passive star
26	Ground wire	Node 23	GND splice 2	0,5	—	—
27	Supply wire	Node 23	V _{BAT} splice	5	—	—
28	Ground shift wire ^a	V _{GS} supply	Node 23	2	—	Connected to positive terminal
29	Ground shift wire ^b	V _{GS} supply	GND splice 4	1	—	Connected to negative terminal (ground wire of node 23)
30	Bus wire	Node 24	Passive star	0,25	No termination	Connected to the passive star
31	Ground wire	Node 24	GND splice 2	0,5	—	—
32	Supply wire	Node 24	V _{BAT} splice	4	—	—
33	Ground shift wire ^a	V _{GS} supply	Node 24	2	—	Connected to positive terminal
34	Ground shift wire ^b	V _{GS} supply	GND splice 4	1	—	Connected to negative terminal (ground wire of node 24)

No.	Type	From	To	Length m	Termination	Remarks
35	Ground wire	Active Star	GND splice 2	0,5	—	—
36	Supply wire	Active Star	V _{BAT} splice	4	—	—
37	Supply wire	Active Star	V _{CC} splice	4	—	—
38	Bus wire	Active Star	Passive star	11	Only at Active Star	—
39	Bus Wire	Active Star	Bus splice 3	1,5	Only at Active Star	—
40	Ground shift wire ^a	V _{GS} supply	Active Star	2	—	Connected to positive terminal
41	Ground shift wire ^b	V _{GS} supply	GND splice 4	1	—	Connected to negative terminal (ground wire of AS)
42	Bus wire	Bus splice 1	Bus splice 2	10	No termination	Part of the passive bus
43	Bus wire	Bus splice 2	Bus splice 3	0,15	No termination	Part of the passive bus
44	Supply wire	Battery	V _{BAT} splice	3	—	V _{BAT} supply for nodes
45	Ground wire	Battery	GND splice 4	1,5	—	V _{BAT} supply for nodes
46	Supply wire	Battery	V _{BAT} splice	3	—	V _{BAT} supply for AS
47	Ground wire	Battery	GND splice 4	1,5	—	V _{BAT} supply for AS
48	Supply wire	V _{CC} Supply	V _{CC} splice	3	—	V _{CC} supply for AS
49	Ground wire	V _{CC} Supply	GND splice 4	1,5	—	V _{CC} supply for AS
50	Supply wire	V _{IO} Supply	V _{CC} splice	4	—	V _{IO} supply for AS
51	Ground wire	V _{IO} Supply	GND splice 4	1,5	—	V _{IO} supply for AS
52	Supply wire	Battery	V _{BAT} splice	4	—	V _{BAT} supply for node 24
53	Ground wire	Battery	GND splice 4	1,5	—	V _{BAT} supply for node 24
54	Supply wire	V _{CC} Supply	V _{CC} splice	4	—	V _{CC} supply for node 21, 23 & 24
55	Ground wire	V _{CC} Supply	GND splice 4	1,5	—	V _{CC} supply for node 21, 23 & 24
56	Supply wire	V _{IO} Supply	V _{IO} splice	4	—	V _{IO} supply for node 21, 23 & 24
57	Ground wire	V _{IO} Supply	GND splice 4	1,5	—	V _{IO} supply for node 21, 23 & 24
58	Ground wire	Passive star	GND splice 2	0,3	—	Ground connection of PS

No.	Type	From	To	Length m	Termination	Remarks
59	Stress wire	V _{any} supply	Node 24	3	—	Stress voltage for node 24
60	Stress wire	V _{any} supply	Active Star	3	—	Stress voltage for AS
61	Bus wire	Node 1	Active Star	1	Both ends	—
62	Ground wire	Node 1	GND splice 3	0,5	—	—
63	Supply wire	Node 1	Battery splice	2	—	—
64	Bus wire	Node 2	Active Star	3,5	Both ends	—
65	Ground wire	Node 2	GND splice 3	5	—	—
66	Supply wire	Node 2	Battery splice	6	—	—
67	Bus wire	Node 11	Bus splice 1	0,3	No termination	Part of the passive bus
68	Ground wire	Node 11	GND splice 1	0,5	—	—
69	Supply wire	Node 11	Battery splice	6	—	—
70	Bus wire	Node 12	Bus splice 1	0,3	Only at node 12	Part of the passive bus
71	Ground wire	Node 12	GND splice 1	0,5	—	—
72	Supply wire	Node 12	Battery splice	8	—	—
73	Bus wire	Node 13	Bus splice 2	0,3	No termination	Part of the passive bus
74	Ground wire	Node 13	GND splice 1	0,5	—	—
75	Supply wire	Node 13	Battery splice	9	—	—
76	Bus wire	Node 14	Bus splice 3	0,3	No termination	Part of the passive bus
77	Ground wire	Node 14	GND splice 1	0,5	—	—
78	Supply wire	Node 14	Battery splice	10	—	—
79	Bus wire	Node 21	Passive star	0,25	No termination	Connected to the passive star
80	Ground wire	Node 21	GND splice 2	0,5	—	—
81	Supply wire	Node 21	Battery splice	4	—	—

No.	Type	From	To	Length m	Termination	Remarks
82	Bus wire	Node 22	Passive star	0,25	No termination	Connected to the passive star
83	Ground wire	Node 22	GND splice 2	0,5	—	—
84	Supply wire	Node 22	Battery splice	3	—	—
85	Bus wire	Node 23	Passive star	1	Only at node 23	Connected to the passive star
86	Ground wire	Node 23	GND splice 2	0,5	—	—
87	Supply wire	Node 23	Battery splice	5	—	—
88	Ground shift wire ^a	V _{GS} supply	Node 23	2	—	Connected to positive terminal
89	Ground shift wire ^b	V _{GS} supply	GND splice 4	1	—	Connected to negative terminal (ground wire of node 23)
90	Bus wire	Node 24	Passive star	0,25	No termination	Connected to the passive star
91	Ground wire	Node 24	GND splice 2	0,5	—	—
92	Supply wire	Node 24	Battery splice	4	—	—
93	Ground shift wire ^a	V _{GS} supply	Node 24	2	—	Connected to positive terminal
94	Ground shift wire ^b	V _{GS} supply	GND splice 4	1	—	Connected to negative terminal (ground wire of node 24)
95	Ground wire	Active Star	GND splice 2	0,5	—	—
96	Supply wire	Active Star	V _{BAT} splice	4	—	—
97	Supply wire	Active Star	V _{CC} splice	4	—	—
98	Bus wire	Active Star	Passive star	11	Only at Active Star	—
99	Bus Wire	Active Star	Bus splice 3	1,5	Only at Active Star	—
100	Ground shift wire ^a	V _{GS} supply	Active Star	2	—	Connected to positive terminal
101	Ground shift wire ^b	V _{GS} supply	GND splice 4	1	—	Connected to negative terminal (ground wire of AS)
102	Bus wire	Bus splice 1	Bus splice 2	10	No termination	Part of the passive bus
103	Bus wire	Bus splice 2	Bus splice 3	0,15	No termination	Part of the passive bus
104	Supply wire	Battery	Battery splice	3	—	V _{BAT} supply for nodes

No.	Type	From	To	Length m	Termination	Remarks
105	Ground wire	Battery	GND splice 4	1,5	—	V _{BAT} supply for nodes
106	Supply wire	Battery	Battery splice	3	—	V _{BAT} supply for AS
107	Ground wire	Battery	GND splice 4	1,5	—	V _{BAT} supply for AS
108	Supply wire	V _{CC} Supply	V _{CC} splice	3	—	V _{CC} supply for AS
109	Ground wire	V _{CC} Supply	GND splice 4	1,5	—	V _{CC} supply for AS
110	Supply wire	V _{IO} Supply	V _{CC} splice	4	—	V _{IO} supply for AS
111	Ground wire	V _{IO} Supply	GND splice 4	1,5	—	V _{IO} supply for AS
112	Supply wire	Battery	Battery splice	4	—	V _{BAT} supply for node 24
113	Ground wire	Battery	GND splice 4	1,5	—	V _{BAT} supply for node 24
114	Supply wire	V _{CC} Supply	V _{CC} splice	4	—	V _{CC} supply for node 21 & 24
115	Ground wire	V _{CC} Supply	GND splice 4	1,5	—	V _{CC} supply for node 21 & 24
116	Supply wire	V _{IO} Supply	V _{IO} splice	4	—	V _{IO} supply for node 21 & 24
117	Ground wire	V _{IO} Supply	GND splice 4	1,5	—	V _{IO} supply for node 21 & 24
118	Ground wire	Passive star	GND splice 2	0,3	—	Ground connection of PS
119	Stress wire	V _{any} supply	Node 24	3	—	Stress voltage for node 24
120	Stress wire	V _{any} supply	Active Star	3	—	Stress voltage for AS
^a Positive terminal of the Ground Shift Generator ^b Negative terminal of the Ground Shift Generator						

6.4.3 Shield


Each communication link shall have one cable shield connection. The conformance test uses one Active Star, that is the central point of shield connection in the topology.

Table 3 defines the specified shield connection with bus cable, connectors, Active Star and node:

Table 3 — Shield connection components

Name	Description	Typ	Unit
R_s	Damping resistance	1 000	Ω
	Tolerance	1	%
C_s	Capacitance	470	nF
	Tolerance	10	%
L_2, R_2, R_3 and C_1	Components of the passive star, see 6.4.8.		

Figure 6 depicts the cable shield connection.



Components

- AS Active Star
- BC Bus cable
- CS Cable shield
- C_1 Capacitor of the Passive Star (see Table 3)
- C_s Capacitor of the Active Star (see Table 3)
- L_2 Inductor of the Passive Star
- N FlexRay node
- PS Passive Star
- R_1 Resistor of the Passive Star (see Table 3)
- R_2 Resistor of the Passive Star (see Table 3)
- R_3 Resistor of the Passive Star (see Table 3)
- R_s Resistor of the Active Star (see Table 3)

Figure 6 — Cable shield connection


The cable shield of each branch at the PS is connected via L_2 and R_2 to C_1 and R_3 to the local ground of the PS, see 6.4.8.

The shield shall be interrupted between the housings of the Active Star, N23 and N24 due to ground shift condition at those nodes.

The shield shall not be interrupted between the housings of N1, N2, N11-14, N21 and N22, because those nodes have no ground shift condition.

6.4.4 ESD protection

An ESD protection element shall be connected to each BD and each connected branch of AS in order to increase ESD protection capabilities. The implemented protection device shall not exceed the maximum rating (see Figure 7).



Components

BD	Bus Driver
C_1	Termination capacitor
C_{ESD}	Capacitor between BP/BM and GND
ECU	Electronic Control Unit
R_{TA}	Termination resistor towards BP
R_{TB}	Termination resistor towards BM

Connections and supplies

BM	Bus minus
BP	Bus plus

Figure 7 — ESD load circuit

Table 4 defines the ESD load circuit.


Table 4 — ESD load circuit

Name	Description	Max	Unit
C_{ESD}	Capacitance of BP/BM to GND	20	pF
	Tolerance; NP0 dielectric	1	%

As described in Figure 7 the ESD load circuit is placed on the board between the termination and the bus terminals. If no termination exist the ESD load circuit is placed between the CMC and the bus terminals.

6.4.5 Termination

Each terminated node and star as described in the test topology shall have a split termination as shown in Figure 8. Node 2 is an example of a terminated node (see Figure 5).



Components

C ₁	Termination capacitor
IUT	Implementation Under Test
R ₁	Termination resistor
R _{TA}	Termination resistor towards BP
R _{TB}	Termination resistor towards BM

Connections and supplies

BP	Bus plus
BM	Bus minus

Figure 8 — Terminated node

The *RDCLoad* is specified in ISO 17458-4. For the nominal (default) *RDCLoad* the termination resistor, as specified in ISO 17458-4, is defined as follows:

$$R_T = R_{TA} + R_{TB}$$

where

R_T is the resulting termination resistor

R_{TA} is the termination resistor connected to BP

R_{TB} is the termination resistor connected to BM

Table 5 lists the values of the split termination components.


Table 5 — Split termination components

Name	Description	Typ	Unit
R _{TA}	Resistor of split termination	$\frac{Z_0}{2}$ ^a	Ω
	Tolerance	1	%
R _{TB}	Resistor of split termination	$\frac{Z_0}{2}$ ^a	Ω
	Tolerance	1	%
R ₁	Resistor	5	Ω
	Tolerance	1	%
C ₁	Ceramic capacitor	4,7	nF
	Tolerance	10	%
^a Z ₀ : characteristic impedance of the used cable. See also 6.4.10.1.			

The value of Z_0 depends on the used bus cable. This cable is defined in 6.4.10.1.

Some nodes in the test topology have no termination. Node 14 is an example of an unterminated node (see Figure 5).

Figure 9 shows the bus connection of an unterminated node.



Components

IUT Implementation Under Test

Connections and supplies


BM Bus minus
BP Bus plus

Figure 9 — Unterminated node

NOTE According to [12], all non-terminated nodes should have a high-ohmic split termination (e.g. $2 \times 1\,300\,\Omega + 4,7\,\text{nF}$).

6.4.6 Common mode chokes

Common mode chokes shall be used within the conformance testing of Bus Drivers as depicted in Figure 10.



Components		Connections and supplies	
BD	Bus Driver	BM	Bus minus
ECU	Electronic Control Unit	BP	Bus plus
R ₁	Termination resistor	CMC	Common Mode Choke
R _{TA}	Termination resistor towards BP	C ₁	Termination capacitor
R _{TB}	Termination resistor towards BM		

Figure 10 — Common mode choke implementation

As described in Figure 10, the CMC is placed on the board between the IUT and the termination. If no termination exist the CMC is placed between the IUT and the ESD protection circuit.

- The manufacturer²⁾ of the CMC is: Epcos
- The type of the CMC is: B82789C0104N002 (bifilar winding)


6.4.7 Active Star

The conformance test specification does not prescribe a certain implementation of the AS. This depends on the device specification of the IUT.

2) The suggested CMC is supplied by Epcos. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

6.4.8 Passive star

The passive star shall be implemented as depicted in Figure 11.



Components

C1	(see Table 6)
L1	(see Table 6)
L2	(see Table 6)
R1	(see Table 6)
R2	(see Table 6)
R3	(see Table 6)

Connections and supplies

BM	Bus minus
BP	Bus plus
Bus plug [1..n]	Generic node connector
GND splice	Connection to system ground
Shield	Cable shield

Figure 11 — Passive star implementation


Table 6 lists the parameters of the passive star implementation.

Table 6 — Passive star implementation

Name	Description	Value	Unit
R₁	Series resistance on signal wire	22	Ω
	Tolerance	1	%
L₁	Series inductance on signal wire	220	nH
	Tolerance	10	%
R₂	Series resistance on signal wire	100	Ω
	Tolerance	1	%
L₂	Series inductance on signal wire	220	nH
	Tolerance	10	%
R₃	Inductance of shield to system ground	1	M Ω
	Tolerance	1	%
C₁	Capacitance to system ground	100	nF
	Tolerance	10	%
NOTE The ground of the passive star is connected to GND splice 2 with a ground wire of 0,1 m length.			

6.4.9 Passive bus

The passive bus shall be implemented as depicted in Figure 12.



Components

BC	Bus cable
BS	Bus shield

Connections and supplies

BM	Bus minus
BP	Bus plus
N	FlexRay node connection

Figure 12 — Passive bus implementation

The plugs shall be realized with 9 pin Sub-D connectors mounted on a small board. The wires between the connectors shall be as short as possible.

6.4.10 Cables

6.4.10.1 Bus Cables

The used bus cables in the conformance test shall have a shield and require the conditions listed in Table 7.

Table 7 — Bus cable impedance

Name	Description	Value	Tolerance	Unit
Z_0	Differential mode impedance at 10 MHz	90	$\pm 2 \%$	Ω

Table 8 — Bus cable characteristics

Name	Description	Min	Max	Unit
T'_0	Specific line delay	—	10	ns/m
α_5 MHz	Cable attenuation at 5 MHz	—	82	dB/km
$l_{StubDistance_{M,N}}$	Distance between two network splices	150	—	mm

See further recommendations about bus cables in the application notes of ISO 17458-4.

EXAMPLE bus cable:

- Cable manufacturer³⁾: Gebauer & Griller
- Cable type: xF8FF_2_B56_FIM02YHBY

6.4.10.2 Power supply cables

The used cables in the conformance test shall require the following conditions:

Table 9 — Supply cable characteristics

Name	Description	Min	Max	Unit
$A_{Cross\ section}$	Cross section of GND and power supply wires	1,5	—	mm ²

EXAMPLE supply cable:

- Supply cable manufacturer⁴⁾: Coroplast
- Supply cable type: FLRY-A 2,5

6.4.11 Connectors

The used connectors in the conformance test shall require the conditions listed in Table 10.

3) The suggested bus cables are supplied by Gebauer & Griller. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

4) The suggested power supply cables are supplied by Coroplast. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

Table 10 — Connectors characteristics

Name	Description	Min	Max	Unit
$R_{DCContact}$	Contact resistance (including crimps)	—	50	mΩ
$Z_{Connector}$	Impedance of connector	70	200	Ω
$l_{Coupling}$	Length coupling connection ^a	—	150	mm
$d_{ContactInterruption}$	Contact interruption; $R_{DCContact} > 1\Omega$ ^b	—	100	ns
^a To be measured from end to end of untwisted area in the connected cables				
^b The time limit reflects the state of the art measurements techniques and potentially needs to be lower				

See further recommendations about connectors in the application notes of ISO 17458-4.

An example for a connector is:

- Connector manufacturer⁵⁾: Erni
- Connector type: Sub-D 9 pin

6.5 Test equipment

6.5.1 General

In every test case the accuracy and the resolution of each generator and measurement device shall be taken into account.

INH1 is floating while the IUT is in sleep mode and is pulled to V_{BAT} level while the IUT is not in a sleep mode. A pull down resistor shall be used to force a floating INH1 output to ground.

The logical level of the optional signal INH1 shall be interpreted as:

- Logical High: $uINH1 > uV_{BAT} - 1\text{ V}$ while $uV_{BAT} \geq 5,5\text{ V}$
- Logical Low: $uINH1 < uV_{BAT} - 1\text{ V}$ while $uV_{BAT} \geq 5,5\text{ V}$

6.5.2 Power supply V_{BAT}

The power supply shall be connected with the negative terminal to the chassis of the test system (that is connected to the ground pin) and with the positive terminal to the V_{BAT} splice of the communication network. This supply simulates a battery in an automotive environment.

The default voltage of V_{BAT} is the maximal battery operational range defined in the data sheet of the IUT up to +42 V.

Alternatively, for some test cases, the IUT is powered by a low battery generator as defined in 6.5.6 instead.

5) The suggested connectors are supplied by Erni. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

Table 11 lists the power supply characteristics for V_{BAT} .

Table 11 — V_{BAT} power supply characteristics

Output	Description	Min	Max	Unit
V_{BAT}	Supply voltage DC	0	+50	V
	I_{min}	5	—	A

EXAMPLE

— Supply manufacturer⁶⁾: Toellner

— Supply type: 8805-64

Used voltages of V_{BAT} : $V_{BATUndervoltage}$, +5,5 V...+42 V

All nodes shall support to be supplied independently by extra V_{BAT} power supplies.

Nodes 21, 23 and 24 shall support to be supplied independently by extra V_{CC} and V_{IO} power supplies.

The Active Star shall support to be supplied independently by extra V_{BAT} , V_{CC} and V_{IO} power supplies.

6.5.3 Power supply V_{CC}

The power supply shall be connected with the negative terminal to the chassis of the test system (that is connected to the ground pin) and with the positive terminal to the V_{CC} splice of the communication network. This supply simulates the voltage regulator inside an Active Star or a node in an automotive environment.

The default voltage of V_{CC} is +5,0 V. Table 12 lists the power supply characteristics of V_{CC} .

Table 12 — V_{CC} power supply characteristics

Output	Description	Min	Max	Unit
V_{CC}	Supply voltage DC	0	+5,05	V
	I_{min}	0,7	—	A

EXAMPLE

— Supply manufacturer⁷⁾: Toellner

— Supply type: 8842-32

The V_{CC} on the nodes shall be generated by local voltage regulators and are not independent from V_{BAT} .

Used voltages of V_{CC} : +5,0 V (normal), $V_{CCUndervoltage}$.

6) The suggested power supplies are supplied by Toellner. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

7) The suggested power supplies are supplied by Toellner. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

Node 21, 23, Node 24 and the AS shall be supplied independently by an extra V_{CC} power supply.

6.5.4 Reference voltage V_{IO}

The reference voltage supply shall be connected with the negative terminal to the chassis of the test system (that is connected to the ground pin) and with the positive terminal to the V_{IO} splice of the communication network. This reference voltage supply simulates the voltage regulator inside a node in an automotive environment.

The default voltage of V_{IO} depends on the I/O voltage of the devices counterpart, i.e. the host. Table 13 lists the reference voltage characteristics of V_{IO} .

Table 13 — V_{IO} reference voltage characteristics

Output	Description	Min	Max	Unit
V_{IO}	Supply voltage DC	0	+5,05	V
	I_{min}	0,7	—	A

EXAMPLE

— Supply manufacturer⁸⁾: Toellner

— Supply type: TOE 8840

The V_{IO} on the nodes shall be generated by local voltage regulators and are not independent from V_{BAT} .

Standard voltage of V_{IO} : depends on implementation.

Undervoltage of V_{IO} : $V_{IOUndervoltage}$.

Node 21, 23, 24 and the Active Star shall be supplied independently by an extra V_{IO} reference voltage.

The logical high level of the digital signal is specified in ISO 17458-4.

6.5.5 Ground shift generator

This generator is used to simulate ground shift between selected nodes and stars of a communication network. It is connected between the predefined ground pin of the node or star and the chassis of the test system (ground connection of the power supply).

Table 14 lists the characteristics of the ground shift generator.

Table 14 — Ground shift generator characteristics

Output	Description	Min	Max	Unit
U_{GS}	Ground shift voltage DC	-5	+5	V
	I_{min}	0,8	—	A

8) The suggested power supplies are supplied by Toellner. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

EXAMPLE

- Supply manufacturer⁹⁾: Kepco
- Supply type: BOP 20-10 M

For the ground shift generator, a sink shall be implemented, e.g. in kind of a two-quadrant power supply.

6.5.6 Low battery generator

This generator is used to simulate a low battery voltage that appears when turning on the starter circuit. The power supply shall be connected with the negative terminal to the chassis (that is connected to the ground pin) and with the positive terminal to the V_{BAT} splice of the communication network. This supply may be the same as specified in 6.5.2 and depends on the test case.

The IUTs are supplied by either this low battery generator or a battery power supply as defined in 6.5.2.

The test signal is defined in ISO 7637-1:2002.

Table 15 lists the characteristics of the low battery generator.

Table 15 — Low battery generator characteristics

Output	Description	Min	Max	Unit
V_{BAT}	Low battery voltage DC	0	+50	V
	I_{min}	5	—	A

EXAMPLE

- Supply manufacturer¹⁰⁾: Toellner
- Supply type: 8842-64

6.5.7 Signal generator

The signal generator is connected to Tx_D, Tx_{EN} and BGE¹¹⁾ of the Bus Driver and its ground pin. The generator is used to provide various test patterns, that are described in the test case clauses below.

Table 16 lists the characteristics of the signal generator.

9) The suggested ground shift generator is supplied by Kepco. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

10) The suggested low battery generator is supplied by Toellner. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

11) Only if this signal is available.

Table 16 — Signal generator characteristics

Output	Description	Min	Max	Unit
U _{TxD}	Bit time in test pattern	70	—	ns
	Voltage level of test pattern for digital input	0	5	V
	I _{min}	10	—	mA
	Sum of rise and fall time of signal at digital input of IUT with a 25 nF load	—	9	ns

EXAMPLE generator

Generator manufacturer¹²⁾: Agilent

Generator type: 16720A

6.5.8 Analog signal measurement

The characteristics of the measurement device are described in this subclause. This may be an oscilloscope or equivalent device.

Table 17 lists the characteristics of the analog measurement device.

Table 17 — Analog measurement device characteristics

Input	Description	Min	Max	Unit
U _x	Voltage level of analog test signals	0	14	V
C _x	Input capacitance of probe	—	10	pF
R _x	Input resistance	1	—	MΩ
	Sample Rate	800	—	MSa/s
	Bandwidth	200	—	MHz

EXAMPLE oscilloscope

— Oscilloscope manufacturer¹³⁾: LeCroy

— Oscilloscope type: Waverunner 6050

6.5.9 Digital signal measurement

The characteristics of the measurement device are described in this subclause. This shall be a logic analyzer or equivalent device.

12) The suggested signal generator is supplied by Agilent. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

13) The suggested oscilloscope is supplied by LeCroy. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

Table 18 lists the characteristics of the digital measurement device.

Table 18 — Digital measurement device characteristics

Input	Description	Min	Max	Unit
U _x	Voltage level of digital test signals	-5	5	V
	Bandwidth	2	—	GHz
C _x	Capacitance load	—	10	pF
R _x	Resistive load	0,1	—	MΩ
	Number of channels	96	—	—
	Timing sample rate (full channel mode)	2	—	ns
	Threshold	—	50 % of U _x	—

EXAMPLE logic analyzer

— Logic analyzer manufacturer¹⁴⁾: Agilent

— Logic analyzer type: 16911A

6.5.10 Data acquisition unit

The characteristics of the measurement device are described in this subclause. This shall be a unit for measuring voltages or currents.

Table 19 lists the characteristics of the data acquisition unit.

Table 19 — Data acquisition unit

Input	Description	Min	Max	Unit
U _x	Absolute input voltage	-5	5	V
I _x	Absolute input current	-1	1	A
	Number of channels	2	—	—
	Timing sample rate (full channel mode)	600	—	S/s

EXAMPLE data acquisition unit

— Data acquisition unit manufacturer¹⁵⁾: Agilent

— Data acquisition unit type: 34970A

14) The suggested logic analyzer is supplied by Agilent. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

15) The suggested data acquisition unit is supplied by Agilent. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

6.5.11 Broadband amplifier

The characteristics of this generator are described in this subclause. This device is necessary for dynamic ground shift.

Table 20 lists the characteristics of the broadband amplifier.

Table 20 — Broadband amplifier

Output	Description	Min	Max	Unit
U _x	Absolute output voltage	0	10	V
	Gain	—	13	dB
	I _{min}	1	—	A

EXAMPLE broadband amplifier

— Broadband amplifier manufacturer¹⁶⁾: Toellner

— Broadband amplifier type: 7608

The used broadband amplifier shall support at least 2 quadrants.

6.5.12 Arbitrary function generator

The characteristics of this generator are described in this subclause. This device is necessary for dynamic ground shift.

Table 21 lists the characteristics of the arbitrary function generator.

Table 21 — Arbitrary function generator

Output	Description	Min	Max	Unit
U _x	Voltage level of digital test signals	0	2	V
	Frequency range (-3dB)	0	500	kHz
	Sample rate	50	—	MS/s

EXAMPLE arbitrary function generator

— Arbitrary function generator manufacturer¹⁷⁾: Agilent

— Arbitrary function generator type: 33250A

16) The suggested broadband amplifier is supplied by Toellner. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.


17) The suggested arbitrary function generator is supplied by Agilent. This information is given for the convenience of users of this document and does not constitute an endorsement by ISO of the product named. Equivalent products may be used if they can be shown to lead to the same results.

7 Stress Conditions

7.1 Ground shift

The ground shift is located between the chassis and the predefined ground connection of the used IUTs. In every test case separate information are given about the usage of the ground shift and the IUT affected.

Figure 13 depicts the usage of ground shift.



Components

- AS Active Star
- IUT Nodes that are used as Implementation Under Test
- N_x FlexRay node x
- V_{BAT} Battery voltage
- V_{CC} Node supply voltage
- V_{CC BD} Supply voltage of the Bus Driver
- V_{CC AS} Supply voltage of the Active Star
- V_{GS} Ground shift voltage
- V_{IO} Input/output voltage
- V_{IO AS} Input/output voltage of the Active Star
- V_{IO BD} Input/output voltage of the Bus Driver

Connections and supplies

- GND System ground

Figure 13 — Usage of ground shift

Table 14 depicts the ground shift.

Table 22 — Ground shift

Signal	Description	Min	Max
U _{GS}	Static ground shift voltage	—	+5,0 V

Figure 14 depicts the location of ground shift in the test topology. The ground shift is injected in the emphasised nodes (N_{23} , N_{24} , AS).




Figure 14 — Location of ground shift

7.2 Low battery voltage inside operational range


The test condition in case of a heavily discharged battery inside the operational range (with respect to the supply voltage boundaries specified in ISO 17458-4) is called low battery voltage inside operational range. The behaviour of the IUT during this stress condition is very important regarding the low power operation modes and the wakeup mechanism.

Since the kind of reverse connection protection (e.g. Schottky diode) inside the ECU varies from application to application V_{BAT}' is the stress voltage instead of V_{BAT} . The difference between V_{BAT} (supply voltage at the ECU) and V_{BAT}' (the voltage at the Bus Driver pin), is described in Figure 15.

Requirements:

All nodes including the IUTs and hosts of the topology (in Bus Driver test cases) / the Active Star (in Active Star test cases) shall be supplied by this low battery voltage.

Figure 15 depicts the description of V_{BAT} and V_{BAT}' .



Components		Connections and supplies	
BD	Bus Driver	GND	System ground
D	Diode	V_{BAT}	Battery voltage outside the ECU
ECU	Electronic control unit (FlexRay node or Active Star)	V_{BAT}'	Battery voltage inside the ECU (after the diode)

Figure 15 — Description of V_{BAT} and V_{BAT}'

Table 23 lists the stress conditions of static low battery voltage inside the operational range.

Table 23 — Stress condition static low battery voltage inside operational range

Signal	Description	Min	Max	Unit
$uV1_{BATlow}$	Low battery voltage for evaluation of wakeup detection if V_{CC} is not implemented and non wakeup test cases are applied.	—	+5,5	V
$uV2_{BATlow}$	Low battery voltage for evaluation of wakeup detection if V_{CC} is implemented.	—	+7,0	V

7.3 Undervoltage

The behaviour of the IUT during this stress condition is very important regarding the low power operation modes and the wakeup mechanism, especially for the recovery functionality of the IUT. According to ISO 17458-4, the minimum allowed undervoltage detection thresholds are the following:

- In case of presence of a V_{BAT} pin: $V_{BATUndervoltage} = +4,0$ V.
- In case of presence of a V_{CC} pin: $V_{CCUndervoltage} = +4,0$ V.
- In case of presence of a V_{IO} pin: $V_{IOUndervoltage} = +2,0$ V.

In case the implemented minimum undervoltage detection threshold of the IUT for V_{BAT} , V_{CC} or V_{IO} is higher than specified in ISO 17458-4 then the undervoltage value in the conformance test shall be the specified minimum undervoltage value as given in the data sheet of the IUT.

EXAMPLE 1 for UV_{BAT} :

The undervoltage value of V_{BAT} is specified in ISO 17458-4 as +4,0 V.

If the minimum undervoltage threshold of V_{BAT} of the IUT in the data sheet is +4,5 V, then the undervoltage value for V_{BAT} in the conformance test shall be +4,5 V.

EXAMPLE 2 for $UV_{V_{CC}}$:

The undervoltage value of V_{CC} is specified in ISO 17458-4 as +4,0 V.

If the minimum undervoltage threshold of V_{CC} of the IUT in the data sheet is +4,2 V, then the undervoltage value for V_{CC} in the conformance test shall be +4,2 V.

EXAMPLE 3 for $UV_{V_{IO}}$:


The undervoltage value of V_{IO} is specified in ISO 17458-4 as +2,0 V.

If the minimum undervoltage threshold of V_{IO} of the IUT in the data sheet is +2,5 V, then the undervoltage value for V_{IO} in the conformance test shall be +2,5 V.

7.4 Dynamic low battery voltage

The IUT will also be affected by a test signal that emulates a low battery voltage that appears when turning on the starter circuit, so the generator is connected to V_{BAT} of the IUT.

Figure 16 depicts the stress signal of DynamicLowBattery.



NOTE The components are described in Table 24.

Figure 16 — Stress signal DynamicLowBattery

Table 24 defines the stress signal DynamicLowBattery.

Table 24 — Stress signal DynamicLowBattery

Signal	Description	Value	Unit
V_S	Battery voltage difference after t_r at the IUT	6,1	V
uV_{BAT}	Nominal battery voltage at the IUT	11,6	V
t_{r1}	Fall time of battery voltage	70	ms
t_1	Time of low battery voltage without t_2	10 000	ms
t_2	Rise time of battery voltage	100	ms
NOTE The slew rate of V_S/t_{r1} simulates a small capacitance in an ECU.			


7.5 Dynamic low supply voltage

In case the supply voltages V_{BAT} and V_{CC} of a BD ramp down to undervoltage thresholds and up again, the BD shall react on undervoltage conditions but do not enter *BD_Off* or hang up when V_{IO} is constantly supplied with the product specific minimum operating voltage according to the BD datasheet.

Four different cases have to be considered in case both V_{BAT} and V_{CC} supply inputs are implemented:

- Case1,1: Fast V_{BAT} voltage drop with $sIV_{BAT\_max}=7,6\text{ V}/5\text{ ms}$, and the same voltage drop on V_{CC} ($sIV_{CC\_max}=sIV_{BAT\_max}$) see Figure 17.
- Case1,2: Fast V_{BAT} voltage drop with $sIV_{BAT\_max}=7,6\text{ V}/5\text{ ms}$, combined with slower voltage drop on V_{CC} than V_{BAT} with $sIV_{CC\_min}=6,1\text{ V}/(5\text{ ms}+65\text{ ms})$ see Figure 17.
- Case2,1: Slow V_{BAT} voltage drop with $sIV_{BAT\_min}=6,1\text{ V}/300\text{ ms}$, and the same voltage drop on V_{CC} ($sIV_{CC\_max}=sIV_{BAT\_min}$) see Figure 18.
- Case2,2: Slow V_{BAT} voltage drop with $sIV_{BAT\_min}=6,1\text{ V}/300\text{ ms}$, combined with slower voltage drop on V_{CC} than V_{BAT} with $sIV_{CC\_min}=6,1\text{ V}/(300\text{ ms}+65\text{ ms})$ see Figure 18.


Figure 17 depicts the stress signal of the dynamic low supply case 1.



NOTE The components are described in Table 25.

Figure 17 — Stress signal dynamic low supply (case 1)

Figure 18 depicts the stress signal dynamic low supply case 2.



NOTE The components are described in Table 25.

Figure 18 — Stress signal dynamic low supply (case 2)

Table 25 lists the values of the dynamic low supply stress signal.

Table 25 — Stress signal dynamic low supply

Signal	Description	Min	Typ	Max	Unit
uV_{BAT}	Voltage value of V_{BAT} voltage supply at the IUT	—	11,6	—	V
uV_{CC}	Voltage value of V_{CC} voltage supply at the IUT	—	5	—	V
slV_{BAT}	Absolute slope of V_{BAT} voltage	0,02	—	1,52	V/ms
slV_{CC}	Absolute slope of V_{CC} voltage	see b	—	slV_{BAT}	V/ms
$uBDUV_{BAT}$	Undervoltage detection threshold on V_{BAT}	4 ^a	—	5,5 ^a	V
$uBDUV_{CC}$	Undervoltage detection threshold on V_{CC}	4 ^a	—	— ^a	V
dVoltageRamp Skew	Time skew in reaching end of dynamic low supply voltage slope	0	—	65	ms

^a See also 7.3.

^b Minimum value results from slV_{bat} and dVoltageRamp, as depicted in Figure 18.

7.6 Failures


This stress parameter shall examine the behaviour of the IUT in case of failures onboard. A faulty link might be a faulty connection between the power lines or the digital signals.

Requirements:

- The test nodes shall be supplied as specified in the test case.
- The behaviour of the IUT shall be checked while stressed.
- The recovery of the IUT shall be checked after removal of stress.

NOTE S/C (short-circuit) means a $RDC < 1 \Omega$

Figure 19 depicts the location of the onboard failures. The onboard failures are injected in the emphasized nodes (N_{23} , N_{24} , AS).



Components

AS	Active Star
N_x	FlexRay node x
PS	Passive Star


Figure 19 — Location of the onboard failures

Table 26 gives an overview of all faulty lines test parameters.

Table 26 — Faulty lines test parameters

Failure	Condition	Description
FL1	I/R V_{BAT}	Interruption of supply line V_{BAT} of the IUT
FL2	I/R V_{CC}	Interruption of supply line V_{CC} of the IUT
FL3	I/R V_{BAT} and V_{CC}	Interruption of supply lines V_{BAT} and V_{CC} of the IUT
FL4	S/C TxEN $\rightarrow$ GND	Short-circuit between TxEN and ground
FL5	I/R TxEN	Floating of TxEN
FL6	I/R TxD	Floating of TxD
FL7	Minimum R_{DCLoad}	Minimum allowed bus load (40 Ω) in node 23, see ISO 17458-4 See also Figure 8.
FL8	Maximum R_{DCLoad}	Maximum allowed bus load (55 Ω) in node 23, see ISO 17458-4. See also Figure 8.
FL9	I/R STBN	Floating of STBN
FL10	I/R BGE	Floating of BGE
FL11	S/C BP $\rightarrow$ GND	Short-circuit between BP and GND
FL12	S/C BM $\rightarrow$ GND	Short-circuit between BM and GND
FL13	S/C BP $\rightarrow$ +48 V	Short-circuit between BP and +48 V ^a V_{ANY}
FL14	S/C BM $\rightarrow$ +48 V	Short-circuit between BM and +48 V ^a V_{ANY}
FL17	I/R V_{IO}	Interruption of supply line V_{IO} of the IUT
FL18	I/R EN	Floating of EN
FL19	S/C BP $\rightarrow$ -5 V	Short-circuit between BP and -5 V
FL20	S/C BM $\rightarrow$ -5 V	Short-circuit between BM and -5 V
FL21	S/C BP $\rightarrow$ BM	Short-circuit between BP and BM
FL25	I/R BP and I/R BM	BD loses connection to channel (BP and BM interrupted)
^a In case the IUT is able to operate with 42 V, otherwise the short-circuit voltage is +27 V		

Figure 20 depicts various failures, loss of supply voltage.



Components


IUT Implementation Under Test

Connections and supplies

V_{BAT} Battery supply voltage
 V_{CC} Supply voltage to drive bus signals
 V_{IO} Reference voltage of the digital interface

Figure 20 — Failure, loss of supplies

Figure 21 depicts various failures of digital signals.



Components


IUT Implementation Under Test

Connections and supplies

BGE Bus guardian enable
EN Enable
STBN Standby not
TxD Transmit data
TxEN Transmit enable not

Figure 21 — Failures of digital signals TxEN, TxD, BGE, STBN and EN

Figure 22 depicts failures of bus wires BP and BM (FL11 to FL14).



Components

IUT Implementation Under Test

Connections and supplies

BM Bus minus
BP Bus plus
GND Ground connection

Figure 22 — Failures of bus wires BP and BM (FL11 to FL14)

Figure 23 depicts the failures of bus wires BP and BM (FL19 to FL25).





Figure 23 — Failures of bus wires BP and BM (FL19 to FL25)

Figure 24 depicts the location of termination changes inside a node. The affected nodes are emphasized (N₂₃).



- Components**
- | | |
|----------------|-----------------|
| AS | Active Star |
| N _x | FlexRay node x |
| PS | Passive Star |
| T | Bus termination |

Figure 24 — Location of termination changes inside a node

7.7 Babbling idiot

The AS shall recognize a babbling idiot at a branch in order to prevent the communication of the other nodes from a faulty node. This is also described in ISO 17458-4.

Requirements:

- The test signal shall stimulate the TxD pin of the babbling idiot(s).
- The TxEN shall be active while sending data (the IUTs are enabled to transmit data from their CCs/hosts).
- An optional BGE signal shall be active (the IUTs shall be enabled to transmit data from their CCs/hosts).
- Optional mode control signals shall be set to normal mode of the IUTs.

The test signal is specified in 10.2.3.1.

7.8 Dynamic ground shift

The IUT shall also be affected by a dynamic ground shift. The connection and usage are described in 7.1.

Figure 25 depicts the dynamic ground shift curve for input.




Figure 25 — Dynamic ground shift curve for input

Due to internal filters and the speed of a broad band amplifier the output (u_{GS_dyn}) may look like upper curve in Figure 26 (the lower curve is the input signal).

Figure 26 depicts the dynamic ground shift curve for possible output.




Figure 26 — Dynamic ground shift curve for possible output

7.9 EMC

This conformance test specification does not support EMC stress conditions. This is part of a separate specification that is part of the FlexRay consortium in the corresponding working group.

7.10 ESD

This international standard does not support EMC stress conditions. This is part of ISO 17458-4.


7.11 Temperature tests

This conformance test specification does not support temperature tests as a stress condition. This is part of the semiconductor manufacturer and included in the data sheet of the corresponding physical layer device.

7.12 Common mode offset

To estimate the behavior of the Bus Drivers (see 9.3.22) and the Active Star (see 10.4.20) an additional common mode offset is applied at the bus lines BM and BP according Figure 27.

Figure 27 depicts additional components for common mode offset feeding.



Components

AS	Active Star
PS	Passive Star
R	Pull-up resistor $R = 10 \text{ k}\Omega$
V_1	Offset voltage applied on the Passive Star side
V_2	Offset voltage applied on the Active Star side

Connections and supplies

BM	Bus minus
BP	Bus plus
GND	System ground

Figure 27 — Additional components for common mode offset feeding

The offset is applied with a positive value of +12,5 V and negative value of -12,5 V. It is applied either at the passive star (V_1) or at the passive bus (V_2) or at both.

8 Parameter List

8.1 General

The parameter list is organized by a tree and structured by the system operating variable space (SOVS). The SOVS approach is a specific method to derive test cases by combining basic system *variables* with each other.

The system operating conditions are given from experience from existing communication systems. In order to have an easier way of reproducibility the test parameters are grouped into the following variables:

- Static test cases
- Communication
- Host interface
- Mode
- Power supply
- Environment

- Dynamic low battery voltage
- Ground shift
- Failure
- Functional class
- Simulation

All combinations of these variables represent all theoretical possible test cases. This results in a very large number of test cases. The number of combinations can be reduced dramatically by defining variables as *constant* (e.g. environment) or by selecting just a few representative (i.e. concerted) values for each variable. So the relevant test cases are selected in the test cases beginning from Clause 9.

8.2 Static test cases

These tests shall be done manually and contain the comparison of the data sheet of the IUT with the required parameters. There is no automatic test with hard and/or software necessary.

8.3 Communication

8.3.1 General

This vector contains the test parameters that affect the data communication of the test system in normal operational mode. It is divided in some more sub items as follows.

- Communication
 - Delay
 - Signal shape
 - Threshold
 - Timing
 - Bus Driver
 - Active Star
 - Truncation
 - Transmitter activation

8.3.2 Communication.Delay

The sub item delay contains all relevant tests with the focus on delay in the data communication. This item is divided into more sub items as follows:

- Delay
 - *dStarDelay10*
 - *dStarDelay01*
 - *dStarAsym*

- *dStarAsym2*
- *dStarSetUpDelay*
- *dBDTx01*
- *dBDTx10*
- *dBDTxAsym*
- *dBDRx01*
- *dBDRx10*
- *dBDRxAsym*
- *dStarTxAsym*
- *dStarTx01*
- *dStarTx10*
- *dStarRxAsym*
- *dStarRx01*
- *dStarRx10*
- *dBDTxDM*

8.3.3 Communication.Signal shape

The sub item signal shape contains all relevant tests with the focus on the signal form. This item is divided into more sub items as follows:

- Signal shape
 - *dBusTxai*
 - *dBusTxia*
 - *uBDTx_{active}*
 - *uBDTx_{idle}*
 - *uStarTx_{active}*
 - *uStarTx_{idle}*
 - *uRx_{Data}*
 - *dBusTx01*
 - *dBusTx10*

— *DBusTxDif*

8.3.4 Communication.Threshold

Threshold test cases are static test cases and specified in the subclauses 9.2, 10.3, 11.2, and 12.2. They are grouped into sub items as follows:

— Threshold

— *uV_{DIG-OUT-HIGH}*

— *uV_{DIG-OUT-LOW}*

— *uV_{DIG-IN-HIGH}*

— *uV_{DIG-IN-LOW}*

— *uV_{DIG-OUT-OFF}*

— *uV_{DIG-OUT-UV}*

— *uData0*

— *uData1*

— *uData1-|uData0|*

— *uBDLogic_1*

— *uBDLogic_0*

— *uStarLogic_1*

— *uStarLogic_0*

— *uINH1_{Not_Sleep}*

— *uData0_LP*

8.3.5 Communication.Timing

8.3.5.1 General

The sub item timing contains all relevant tests with the focus on the timing of the transmitted signal. This item is divided into more sub items as follows:

— Timing

— Bus Driver

— Active Star

8.3.5.2 Communication.Timing.Bus Driver

This sub item defines the timing parameters for Bus Drivers. It is divided into more sub items as follows:

— Bus Driver

- $dBD\text{Txai}$
- $DBD\text{Txia}$
- $dBDR\text{xai}$
- $dBDR\text{xia}$
- $dBD\text{ActivityDetection}$
- $dBD\text{IdleDetection}$
- $dBDR\text{x}D_{R25} + dBDR\text{x}D_{F25}$
- $|dBDR\text{x}D_{R25} - dBDR\text{x}D_{F25}|$
- $dBD\text{TxActiveMax}$
- $dBDR\text{x}D_{R15} + dBDR\text{x}D_{F15}$
- $|dBDR\text{x}D_{R15} - dBDR\text{x}D_{F15}|$
- $dBD\text{TxRxai}$

8.3.5.3 Communication.Timing.Active Star

This sub item defines the timing parameters for Active Stars. It is divided into more sub items as follows:

- Active Star
 - $dBranch\text{RxActiveMax}$
 - $dStar\text{Txai}$
 - $dStar\text{Txia}$
 - $dStar\text{Rxai}$
 - $dStar\text{Rxia}$
 - $dStar\text{Rx}D_{R15} + dStar\text{Rx}D_{F15}$
 - $|dStar\text{Rx}D_{R15} - dStar\text{Rx}D_{F15}|$
 - $dStar\text{TxRxai}$
 - $dStar\text{ActivityDetection}$
 - $dStar\text{IdleDetection}$
 - $dStar\text{TxActiveMax}$
 - $dStar\text{Tx}_{\text{reaction}}$

8.3.6 Communication.Truncation

The sub item truncation contains all relevant tests with the focus on the star truncation. This item is divided into more sub items as follows:

- Truncation
 - *dStarTSSLengthChange*
 - *dStarFES1LengthChange*
 - *dStarSymbolLengthChange_TxD_Bus*
 - *dStarFES1LengthChange_TxD_Bus*
 - *dStarSymbolLengthChange_TxD_Bus*
 - *dStarTSSLengthChange_Bus_RxD*
 - *dStarFES1LengthChange_Bus_RxD*
 - *dStarSymbolLengthChange_Bus_RxD*
 - *dFrameTSSLengthChange_{M,N}*
 - *dStarSymbolEndLengthChange*

8.4 Host Interface

The sub item Host Interface contains all relevant tests with the focus on the host interface of the Active Star and the Bus Driver. This item is divided into more sub groups and parameters as follows:

- Host interface
 - Active Star
 - SPI
 - *dStarModeChange_{SPI}*
 - *dStarReactionTimer_{SPI}*
 - Bus Driver
 - SPI
 - *dBDModeChange_{SPI}*
 - *dBDRReactionTime_{SPI}*
 - Hard wired signals
 - *dBDModeChange*
 - *dBDERRN_{Stable}*
 - *dReactionTime_{ERRN}*

8.5 Mode

8.5.1 General

This vector contains the test parameters that contain the mode transitions and especially the low power operation modes of the physical layer in node and Active Star application. It is divided into more sub groups and parameters as follows:

- Mode
 - Active Star
 - Branch
 - Receive.Transmit
 - Idle
 - FailSilent
 - Disabled
 - TxOnly
 - Low power
 - Standby
 - Wakeup
 - Sleep (optional)
 - Wakeup
 - Normal
 - GoToSleep
 - GoToSleep_Fail
 - Off
 - Bus Driver
 - Low power
 - Standby
 - Sleep (optional)
 - Wakeup
 - Normal
 - ReceiveOnly

- DynamicLowSupply voltage

8.5.2 Mode.Active Star

8.5.2.1 General

This sub vector contains all relevant test parameters regarding the Bus Driver equipped in an Active Star. It is divided in several sub items:

- Active Star
 - Branch
 - Receive.Transmit
 - Idle
 - FailSilent
 - Disabled
 - TxOnly
 - Low power
 - Standby
 - Wakeup
 - Sleep (optional)
 - Wakeup
 - Normal
 - GoToSleep
 - GoToSleep_Fail
 - Off

8.5.2.2 Mode.Active Star.Branch

Tests regarding the behaviour of branches are:

- Branch
 - Active
 - Idle
 - FailSilent
 - *dBranchRxActiveMax*

8.5.2.3 Mode.Active Star.Low power

Tests regarding the low power operation modes are:

- Low power
 - Sleep (optional)
 - Wakeup
 - $dStarWakeupReactionTime$
 - $dStarWakePulseFilter$
 - $dWU_{0Detect}$
 - $dWU_{IdleDetect}$
 - $dWU_{Timeout}$
 - $dWU_{Interrupt}$
 - $dStarWakeupReaction_{local}$
 - Standby
 - Wakeup
 - $dStarWakeupReactionTime$
 - $dStarWakePulseFilter$
 - $dWU_{0Detect}$
 - $dWU_{IdleDetect}$
 - $dWU_{Timeout}$
 - $dWU_{Interrupt}$
 - $dStarWakeupReaction_{local}$
 - $dStarGoToSleep$
 - $uBias$ – Low power
 - $iINH1_{Leak}$

8.5.2.4 Mode.Active Star.Normal

Tests regarding the normal mode and its behaviour are:

- Normal
 - GoToSleep

- GoToSleep_Fail

8.5.2.5 Mode.Active Star.Off

Tests regarding the off mode and its behaviour are:

- Off
 - iBP_{Leak}
 - iBM_{Leak}
 - $uBias$ – Low power

8.5.3 Mode.Bus Driver

8.5.3.1 General

This sub vector contains all relevant test parameters regarding the Bus Driver equipped in a node. It is also divided into three sub items as follows:

- Bus Driver
 - Low power
 - Standby
 - Sleep (optional)
 - Wakeup
 - Normal
 - ReceiveOnly

8.5.3.2 Mode.Bus Driver.Low power

Tests regarding the low power operation mode and its behaviour are:

- Low Power
 - $uBias$ – Low power
 - $iINH1_{Leak}$
 - Wakeup
 - $dBDWakePulseFilter$
 - $dWU_{0Detect}$
 - $dWU_{IdleDetect}$
 - $dWU_{Timeout}$
 - $dWU_{Interrupt}$

- $dBDWakeupReaction_{local}$
- $dBDWakeupReaction_{remote}$

8.5.3.3 Mode.Bus Driver.Normal

Tests regarding the normal mode and its behaviour are:

- Normal
 - $uBias - BD\_Normal$

8.5.3.4 Mode.Bus Driver.ReceiveOnly

Tests regarding the operation mode $BD\_ReceiveOnly$ and its behaviour. It is not divided into any sub items.

8.5.3.5 Mode.Bus Driver.Off

Tests regarding the off mode and its behaviour are:

- Off
 - iBP_{Leak}
 - iBM_{Leak}

8.6 Power supply

8.6.1 General

This vector stresses the physical layer at its given pins, e.g. undervoltage. It is divided into several sub items as follows:

- Power supply
 - Bus Driver
 - Undervoltage V_{BAT}
 - Undervoltage V_{CC}
 - Undervoltage V_{IO}
 - Active Star
 - Undervoltage V_{BAT}
 - Undervoltage V_{CC}
 - Undervoltage V_{IO}
 - Undervoltage $V_{StarSupply}$
- $uV_{BAT-Wake}$

- Undervoltage recovery
- Wakeup detection
 - Undervoltage detection timeout

8.6.2 Power supply.Bus Driver

This vector stresses the physical layer of a Bus Driver at its given pins, e.g. undervoltage. It is divided into several sub items as follows:

- Bus Driver
 - Undervoltage V_{BAT}
 - $uBDUVV_{BAT}$
 - $dBDUVV_{BAT}$
 - $dBDRV_{BAT}$
 - Undervoltage V_{CC}
 - $uBDUVV_{CC}$
 - $dBDUVV_{CC}$
 - $dBDRV_{CC}$
 - Undervoltage V_{IO}
 - uUV_{IO}
 - $dBDUVV_{IO}$
 - $dBDRV_{IO}$

8.6.3 Power supply.Active Star

This vector stresses the physical layer of an Active Star at its given pins, e.g. undervoltage. It is divided into several sub items as follows:

- Active Star
 - Undervoltage V_{BAT}
 - $uStarUVV_{BAT}$
 - $dStarUV_{BAT}$
 - $dStarRV_{BAT}$
 - Undervoltage V_{CC}
 - $uStarUVV_{CC}$
 - $dStarUV_{CC}$

- $dStarRV_{CC}$
- Undervoltage V_{IO}
 - $uStarUVV_{IO}$
 - $dStarUV_{IO}$
 - $dStarRV_{IO}$
- Undervoltage $V_{StarSupply}$
 - $uStarUVV_{Supply}$
 - $dStarUV_{Supply}$
 - $dStarRV_{Supply}$

8.7 Environment

8.7.1 General

The environment of the IUT is tested by this vector. It is divided into several sub items as follows:

- Environment
 - $RCM1$
 - $RCM2$
 - Common mode voltages
 - uCM
 - Ground shift
 - uCM
 - Dynamic ground shift
 - T_{AMB_Class0}
 - T_{AMB_Class1}
 - T_{AMB_Class2}
 - T_{AMB_Class3}
 - $uESD_{EXT}$
 - $uESD_{INT}$
 - $uESD_{IEC}$
 - C_BDTxD

— $C\_StarTxD$

8.7.2 Environment.Ground shift

This vector stresses the physical layer with a specified ground shift as described in 7.1. The ground shift generator requirements are described in 6.5.5.

This vector is divided as follows:

- Ground shift
 - uCM
 - Dynamic ground shift

8.8 Dynamic low battery voltage

This vector emulates the start of an engine with a dynamic low battery voltage. The supply voltage is specified in 7.4. This SOVS parameter does not have sub items.

8.9 Dynamic low supply voltage

This vector emulates that the supply voltages (if implemented) synchronously ramp up and down slowly. The supply voltage is specified in 7.5. This SOVS parameter does not have sub items.

8.10 Failure

8.10.1 General

This vector stresses the physical layer with predefined failures of the links, power supplies and termination. The failures are described in 7.6. They are divided into several sub items as follows:

- Failure
 - Babbling idiots
 - Loss
 - Power
 - V_{BAT}
 - V_{CC}
 - V_{IO}
 - TxD
 - TxEN
 - GND
 - IUT
 - $iBP_{LeakGND}$
 - $iBM_{LeakGND}$

- EN
- STBN
- BGE
- Short circuit
 - BM
 - BP
 - TxEN
- Termination
 - Minimum R_{DCLoad}
 - Maximum R_{DCLoad}
 - Nominal R_{DCLoad}
- Error indication

8.10.2 Failure.Babbling idiot

This vector contains the test parameter regarding the detection and signaling of a babbling idiot. It is not divided into any sub items.

8.10.3 Failure.Loss

This vector describes the possible loss of supply lines and digital signals at the Bus Driver. It is divided into several sub items as follows:

- Loss
 - Power
 - V_{BAT}
 - V_{CC}
 - V_{IO}
 - TXD
 - TxEN
 - GND
 - IUT
 - $iBP_{LeakGND}$
 - $iBM_{LeakGND}$

- EN
- STBN
- BGE

8.10.4 Failure.Short-circuit

This vector describes the possibility of short-circuit of digital signals and the bus wires and the behaviour of the Bus Driver. It is divided into several sub items as follows:

- Short circuit
 - BM
 - $iBM_{GNDShortMax}$
 - $iBM_{BAT27ShortMax}$
 - $iBM_{BAT48ShortMax}$
 - $iBM_{BAT60ShortMax}$
 - $iBM_{-5VShortMax}$
 - $iBM_{BPShortMax}$
 - BP
 - $iBM_{GNDShortMax}$
 - $iBM_{BAT27ShortMax}$
 - $iBM_{BAT48ShortMax}$
 - $iBM_{BAT60ShortMax}$
 - $iBM_{-5VShortMax}$
 - $iBM_{BPShortMax}$
 - TxEN

8.10.5 Failure.Termination

This vector contains test parameters regarding different termination values. It is divided into several sub items as follows:

- Termination
 - Minimum R_{DCLoad}
 - Maximum R_{DCLoad}
 - Nominal R_{DCLoad}

8.11 Functional class

This vector contains functional classes of the IUT. It is divided into several sub items as follows:

- Functional class
 - Bus Driver voltage control
 - Bus Driver remote wakeup
 - Bus Driver – bus guardian interface
 - Bus Driver internal voltage regulator
 - Bus Driver remote wakeup (optional)
 - Bus Driver logic level adaption (optional)
 - Bus Driver logic level adaption
 - Bus Driver remote wakeup
 - Active Star – communication controller interface
 - Active Star – bus guardian interface
 - Active Star – voltage regulator control
 - Active Star – internal voltage regulator
 - Active Star – logic level adaption
 - Active Star – host interface
 - Active Star Increased voltage amplitude transmitter

8.12 Simulation

This vector contains test constraints regarding the simulation of some electrical behaviours. It is divided into several sub items as follows:

- Simulation
 - RxD signal sum of rise and fall time at TP4_CC
 - RxD signal difference of rise and fall time at TP4_CC
 - $R_{BDTransmitter}$
 - $R_{StarTransmitter}$

9 Test Cases for Bus Drivers

9.1 Configuration

9.1.1 Topology

As specified in subclause, 6.4, all IUTs shall be of the same type and manufacturer.

9.1.2 Test planes

9.1.2.1 Analog signals

The test planes at the FlexRay node for analog signals (FlexRay bus) shall be the same as specified in ISO 17458-4.

Figure 28 depicts the planes at the nodes (analog signals).




Figure 28 — Planes at the nodes (analog signals)

Table 27 depicts the test planes at the nodes (analog signals).


Table 27 — Test planes at the nodes (analog signals)

TP Name	Signals	Description
TP1	<i>uBP / uBM</i>	Bus signals of the transmitter as close as possible to the chip
TP2	<i>uBP / uBM</i>	Bus signals of the transmitter at the connector near to the network
TP3	<i>uBP / uBM</i>	Bus signals of the receiver at the connector near to the network
TP4	<i>uBP / uBM</i>	Bus signals of the receiver as close as possible to the chip

9.1.2.2 Digital signals

The test planes at the FlexRay node for digital signals (observed by the logic analyzer) are specified as:

Figure 29 depicts the test planes at the nodes (digital signals).



Components

IUT Implementation Under Test

Connections and supplies

(see Table 28)

Figure 29 — Test planes at the nodes (digital signals)

Table 28 depicts the test planes at the nodes (digital signals).

Table 28 — Test planes at the nodes (digital signals)

TP Name	Signals	Basis	Description
TP_Nx_TxEN	TxEN	V_{IO}/V_{CC}	Transmit Data Enable Not input signal of the IUT
TP_Nx_TxD	TxD	V_{IO}/V_{CC}	Transmit Data input signal of the IUT
TP_Nx_RxD	RxD	V_{IO}/V_{CC}	Receive Data output signal of the IUT
TP_Nx_ERRN	ERRN	V_{IO}/V_{CC}	Error Not output signal of the IUT (only if host interface A is implemented)
TP_Nx_STBN	STBN	V_{IO}/V_{CC}	Standby Not input signal of the IUT (only if host interface A is implemented)
TP_Nx_INTN	INTN	V_{IO}/V_{CC}	Interrupt Not output signal of the IUT (only if host interface B is implemented)
TP_Nx_SCSN	SCSN	V_{IO}/V_{CC}	The SCSN input signal of the SPI of the IUT (only if host interface B is implemented)
TP_Nx_EN	EN	V_{IO}/V_{CC}	Mode control input signal of the IUT (only if host interface A is implemented AND Functional Class "BD voltage regulator control" is implemented or the subgroup BDControl within the Functional class "Bus driver internal voltage regulator" are implemented)
TP_Nx_WAKE	WAKE	V_{BAT}	Local wakeup input signal input of the IUT (only if Functional Class "BD voltage regulator control" is implemented or Functional class "Bus driver internal voltage regulator" is implemented)
TP_Nx_INH1	INH1	V_{BAT}	INH1 output signal of the IUT (only if Functional Class "BD voltage regulator control" is implemented or the subgroup BDControl within the Functional class "Bus driver internal voltage regulator" is implemented)
TP_Nx_BGE	BGE	V_{IO}/V_{CC}	BG Enable input signal (only if Functional Class "Bus Driver - Bus Guardian control interface" is implemented)
TP_Nx_RxEN	RxEN	V_{IO}/V_{CC}	Receive Data Enable Not output signal of the IUT (only if Functional Class "Bus Driver - Bus Guardian control interface" is implemented)

9.1.2.3 Naming convention

The test planes used in this specification are divided in three parts for digital signals and two parts for analog signals. The naming convention is defined as:

- *TPy_Nx* for analog signals
y describes the location of the test plane
x represents the number of the node, see topology in 6.4
- *TP_Nx_YYY* for digital signals
x represents the number of the node, see topology in 6.4
YYY stands for the digital signal
- The analog test planes of the FlexRay bus are differential signals: $uBus = uBP - uBM$.
- The digital test planes of the digital signals are single ended signals: *uRxD*, *uTxD* and *uTxEN*.

EXAMPLE 1

TP_N1_RxD represents the test plane for the single ended signal RxD at node 1.

EXAMPLE 2

TP4_N23 represents the test plane for the differential analog bus signal of the receiver at node 23.

9.1.2.4 Test planes for the oscilloscope

The oscilloscope observes the following test planes:

- *TP_N23_RxD*
- *TP_N23_TxEN*
- *TP_N23_TxD*
- *TP1_N23* (if the node is a transmitter)
- *TP4_N23* (if the node is a receiver)
- *TP4_N2*
- *TP4_N12*
- *TP_N12_RxD*
- *TP_N24_TxD*
- *TP_N24_TxEN*
- *TP_N24_RxD*
- *TP_N24_BP*
- *TP_N24_BM*
- *Eye_TPAS4_B3*
- *TP_N23_UGS* (dynamic ground shift voltage)

9.1.2.5 Test planes for the logic analyzer

The logic analyzer shall observe the following test planes¹⁸⁾

- *TP_Nx_RxD*
- *TP_Nx_RxEN*
- *TP_Nx_TxD*
- *TP_Nx_TxEN*
- *TP_Nx_STBN*
- *TP_Nx_ERRN*
- *TP_Nx_INH1*
- *TP_Nx_WAKE*
- *TP_Nx_BGE*
- *TP_Nx_EN*
- *TP_Nx_INTN*
- *TP_Nx_SCSN*

9.1.2.6 Test planes for the pattern generator

The pattern generator shall stimulate the following test planes¹⁹⁾

- *TP_Nx_TxD*
- *TP_Nx_TxEN*
- *TP_Nx_BGE*
- *TP_N24_WAKE*

9.1.2.7 Test planes for current measurement

A shunt shall be implemented in order to measure the current of the bus wires²⁰⁾

- *TP_Nx_R_{IBP}*
- *TP_Nx_R_{IBM}*

¹⁸⁾ The node number depends on the test case

¹⁹⁾ The node number depends on the test case

²⁰⁾ The node number depends on the test case

9.1.3 Test patterns

9.1.3.1 Wakeup

The wakeup signal is specified in ISO 17458-2 and shown in Figure 30.




Figure 30 — Wakeup test pattern

The length of *gdWakeupTxActive* and *gdWakeupTxIdle* shall be independent of the bus speed. The wakeup pattern shall be repeated *pWakeupPattern* times.

Length of *gdWakeupTxActive*: 60 *gdBit*

Length of *gdWakeupTxIdle*: 180 *gdBit*

Number of repetitions of a wakeup symbol (*pWakeupPattern*): 2..24

When transmitting two wakeup symbols, a reaction of the **Bus Driver** on the wakeup is expected between 31 μ s (6 μ s + 18 μ s + 6 μ s + 1 μ s = 31 μ s) and 134 μ s (6 μ s + 18 μ s + 6 μ s + 4 μ s + 100 μ s = 134 μ s) after the beginning of the stimulation.

When transmitting two wakeup symbols, a reaction of the **Active Star** on the wakeup is expected between 31 μ s (6 μ s + 18 μ s + 6 μ s + 1 μ s = 31 μ s) and 104 μ s (6 μ s + 18 μ s + 6 μ s + 4 μ s + 70 μ s = 104 μ s) after the beginning of the stimulation.

9.1.3.2 TSS

The TSS symbol is specified in ISO 17458-2 and shown in Figure 31:




Figure 31 — Test pattern for the TSS symbol

The length of the TSS depends on *gdTSSTransmitter* (1..15 *gdBit*) and the bus speed (see ISO 17458-2) and is specified in Annex A.

The pattern of *gdTSSTransmitter* is sent in each test case once with a length of 11 bit, i.e. 1 100 ns.

9.1.3.3 Data signal 50/50

This test signal has a duty cycle of 50 % (including the BSS) as shown in Figure 32.




Figure 32 — Test pattern for data signal 50-50

9.1.3.4 Data signal 10/90

This test signal has a duty cycle of 10/90, that means that 1 bit has high and 9 bit have low level (including the BSS) as shown in Figure 33.




Figure 33 — Test pattern for data signal 10-90

9.1.3.5 Data signal 90/10

This test signal has a duty cycle of 90/10, that means that 9 bit have high and 1 bit has low level (including the BSS) an shown in Figure 34.




Figure 34 — Test pattern for data signal 90-10

9.1.3.6 Data signal 10Bit Low

The IUT shall signal *Data_0* on the bus with this test signal as shown in Figure 35.




Figure 35 — Test pattern 10 bit low

9.1.3.7 Data signal 10Bit High

This test signal is necessary to verify the *BD_Standby* state of the IUT. TxD shall stay in logical HIGH state.

Figure 36 depicts the test pattern 10 bit high.




Figure 36 — Test pattern 10 bit high

9.1.3.8 Current measurement

This test pattern shall be used to measure the current flowing from the BD into the bus wires. Figure 37 depicts the pattern for current measurement of bus wires.




Figure 37 — Pattern for current measurement of bus wires

To avoid that the communication starts with *Data_1* a short *Data_0* phase is inserted. For the length of the *Data_0* and *Data_1* phases the minimum values of *dBDTxActiveMax* and *dBranchRxActiveMax* are used.

9.1.3.9 Non wakeup short idle phase

This test pattern shall be used to check the robustness of the IUT not to wakeup in case of a non suitable wakeup pattern due to a shorter idle phase.

Figure 38 depicts the test pattern for non suitable wakeup short idle phase.




Figure 38 — Test pattern for non suitable wakeup short idle phase

9.1.3.10 Non wakeup short low phase

This test pattern shall be used to check the robustness of the IUT not to wakeup in case of a non-suitable wakeup pattern due to a shorter low phase.

Figure 39 depicts the test pattern for non-suitable wakeup short low phase.




Figure 39 — Test pattern for non-suitable wakeup short low phase

9.1.3.11 Non wakeup prolonged pattern

This test pattern shall be used to check the robustness of the IUT not to wakeup in case of a non suitable wakeup pattern due to a prolonged pattern.

Figure 40 depicts the test pattern for non suitable wakeup prolonged pattern.




Figure 40 — Test pattern for non suitable wakeup prolonged pattern

9.1.3.12 Alternative wakeup pattern

The alternative wakeup test pattern shall be used to wakeup the IUT with *Data_1* instead of *Idle* during the *gdWakeupTxIdle* phase.

Figure 41 depicts the alternative wakeup test pattern.




Figure 41 — Alternative wakeup test pattern

The length of *gdWakeupTxActive* (*Data_0*) and *gdWakeupTxIdle* (*Data_1*) shall be independent of the bus speed. The wakeup pattern shall be repeated *pWakeupPattern* times with the following parameters:

- Length of *gdWakeupTxActive*: 60 *gdBit*
- Length of *gdWakeupTxIdle*: 180 *gdBit*
- Number of repetitions of wakeup symbols (*pWakeupPattern*): 2

When transmitting one alternative wakeup pattern, a reaction of the **Bus Driver** on the wakeup is expected between 31 μs (6 μs + 18 μs + 6 μs + 1 μs = 31 μs) and 134 μs (6 μs + 18 μs + 6 μs + 4 μs + 100 μs = 134 μs) after the beginning of the stimulation.

When transmitting one alternative wakeup pattern, a reaction of the **Active Star** on the wakeup is expected between 31 μs (6 μs + 18 μs + 6 μs + 1 μs = 31 μs) and 104 μs (6 μs + 18 μs + 6 μs + 4 μs + 70 μs = 104 μs) after the beginning of the stimulation.

9.1.3.13 Wakeup frame payload

The wakeup frame shall be used to wake up the IUT with a 36 byte payload content to test the wakeup ability with frames in 10 Mbit/s systems. The payload consists of three alternating *Data_1* and *Data_0* plus one elongated *Data_1* phase at the end of the payload, i.e. seven phases as described in ISO 17458-4.

Before each byte, a byte start sequence (BSS) is transmitted, which consists of one bit HIGH, followed by one bit LOW as shown in Figure 42.




Figure 42 — Wakeup frame payload test pattern

- The wakeup pattern shall be transmitted *pWakeupPattern* times.
- Length of each *Data_0* phase (incl. BSS): 50 *gdBit*
- Length of each *Data_1* phase except the fourth (incl. BSS): 50 *gdBit*
- Length of the fourth *Data_1* phase (incl. BSS): 60 *gdBit*
- Number of repetitions (*pWakeupPattern*): 1

When receiving a wakeup frame, the reaction of the **Bus Driver** is expected latest 100 μ s after the positive edge on TxEN signal at the transmitter node, i.e. after the end of the wakeup frame.

When receiving a wakeup frame, the reaction of the **Active Star** expected 70 μ s after the positive edge on TxEN signal at the transmitter node, i.e. after the end of the wakeup frame.

9.1.3.14 Shorted Wakeup

This wakeup pattern is implemented for testing the reception of shorted remote wakeups which contain minimum *Data_0* and *Idle* phases as specified in ISO 17458-2. This pattern is almost the same as the wakeup

pattern described in 9.1.3.1 with the difference that shorter values for the *gdWakeupTxActive* and *gdWakeupTxIdle* phases are used:

- Length of *gdWakeupTxActive*: 41 *gdBit*
- Length of *gdWakeupTxIdle*: 41 *gdBit*
- Number of repetitions of a wakeup symbol (*pWakeupPattern*): 2

The length of *gdWakeupTxActive* and *gdWakeupTxIdle* shall be independent of the bus speed. The wakeup pattern shall be repeated *pWakeupPattern* times.


When receiving two short wakeup symbols, a reaction of the **Bus Driver** on the wakeup is expected between 13,3µs (4,1µs + 4,1µs + 4,1µs + 1µs = 13,3µs) and 116,3 µs (4,1 µs + 4,1 µs + 4,1 µs + 4 µs + 70 µs = 116,3 µs).

When receiving two short wakeup symbols, a reaction of the **Active Star** on the wakeup is expected between 13,3 µs (4,1 µs + 4,1 µs + 4,1 µs + 1 µs = 13,3 µs) and 86,3 µs (4,1 µs + 4,1 µs + 4,1 µs + 4 µs + 70 µs = 86,3 µs).

9.1.4 Observation windows

9.1.4.1 Parameters *dBDTx10*, *dBDTx01*, *dBDRx10* and *dBDRx01*

Figure 43 depicts the observation point for the analysis of the timing characteristics.



NOTE The measurement descriptions of the parameters [*dBDRx10*, *dBDRx01*] and [*dBDTx10*, *dBDTx01*] are shown in ISO 17458-4.

Figure 43 — Observation point for the analysis of the timing characteristics

- Trigger event: first positive edge of TxD or RxD signal (inside WUP).
- Trigger level: 70 % of V_{IO} (if implemented, otherwise V_{CC}) level
- Start acquisition point: 42,6 μ s after the trigger event.
- Observation Window: 2,0 μ s

9.1.4.2 Verification of bus in idle state (short)

The bus is verified to be in *Idle* or *Idle_LP* state at TP1/4 of node 23, node 24 or branch 4 of the Active Star:

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point: 0 μ s after the trigger event.
- Observation Window: 5,0 μ s.

The absolute differential voltage $|u_{Bus}|$ shall not exceed 30 mV ($u_{BDTxidle}$).

9.1.4.3 Dynamic ground shift

Figure 44 depicts the observation point for dynamic ground shift.




Figure 44 — Observation point for dynamic ground shift

- *Trigger event:* first falling edge of TxD (within the first wakeup low phase), trigger level +2,0 V.
- *Start acquisition point:* 47 μs after the trigger event.
- *Observation Window:* 15 μs.

9.1.4.4 Verification of bus in idle state (long)

The bus is verified to be in *Idle* or *Idle_LP* state at TP1/4 of node 23 or at the Active Star.

- *Trigger event:* first negative edge of external trigger signal.
- *Start acquisition point:* 0 μs after the trigger event.
- *Observation Window:* 1,2 s.

The absolute differential voltage $|u_{Bus}|$ shall not exceed 30 mV ($u_{BDTxidle}$).

9.1.5 Operation modes of the Bus Driver

The IUT is expected to have the following operation modes:

- *BD_Normal:* receive/transmit possible.

- *BD_Standby*: receive/transmit NOT possible.
- *BD_Sleep*: optional: receive/transmit NOT possible.
- *BD_ReceiveOnly*: optional: receive possible, transmit NOT possible.

Table 29 defines the operation modes of the Bus Driver.

Table 29 — Operation modes of the Bus Driver

Operation mode	Hard Wired Signals	SPI
<i>BD_Normal</i>	STBN = High EN (optional ^b) = High	Product specific. Part of the implementation.
<i>BD_Standby</i>	STBN = Low EN (optional ^b) = Low	Product specific. Part of the implementation.
<i>BD_Sleep</i>	STBN = Low EN (optional ^b) = High	Product specific. Part of the implementation.
<i>BD_ReceiveOnly</i> ^a	STBN = High EN (optional ^b) = Low	Product specific. Part of the implementation.
^a The number of the node depends on the test case.		
^b Only available if functional class "BD voltage regulator control" is implemented		

9.1.6 Power supplies

9.1.6.1 The used power supplies of the nodes

- In case of a V_{BAT} pin the V_{BAT} supply is connected to the IUT with different voltages.
 $V_{BAT} = V_{BATUndervoltage}, +5,5\text{ V}, +7,0\text{ V}, \text{default}^{21)}$
- In case of a V_{CC} pin the V_{CC} supply is connected to the IUT with different voltages.
 $V_{CC} = V_{CCUndervoltage}, +5,0\text{ V}.$

All other supplies are optional and part of the implementation.

9.1.6.2 The used power supplies of the Active Star

The Active Star shall be supplied as follows:

- The $V_{StarSupply}$ is the power supply of the Active Star. The datasheet of the IUT shall state what supply is. It may depend on V_{BAT} , V_{CC} or on both.
- In case that V_{CC} is implemented:
 V_{CC} power supply of Active Star: +5,0 V.
- In case that V_{BAT} is implemented:
 V_{BAT} power supply of Active Star: default²²⁾

21) The default voltage of V_{BAT} is the maximal battery operational range defined in the data sheet of the IUT up to +42 V, see 6.5.2.

22) The default voltage of V_{BAT} is the maximal battery operational range defined in the data sheet of the IUT up to +42 V, see 6.5.2.

- In case that V_{IO} is implemented:
 - V_{IO} reference voltage of Active Star: depends on implementation (see 6.5.4).

9.1.7 Stress

- The ground shift is located as shown in Figure 14 in 7.1.
- The low battery is a global stress parameter and affects all nodes of the topology.

NOTE The Active Star is not stressed at all in Bus Driver test cases. The Active Star is always supplied with all implemented supply voltages and not stressed by low battery or ground shift.

9.1.8 Failures

The failures are located as shown in Figure 19 in 7.6.

9.1.9 Optional features

The following features are optional as specified in ISO 17458-4 and shall be tested in the test cases if available in the IUT:

- BD mode *BD_Sleep*
- BD mode *BD_ReceiveOnly*
- Signal BGE
- Signal INH1
- Signal RxEN
- Signal WAKE
- Signal EN
- Power supply input V_{IO}
- Power supply input V_{CC}
- Power supply input V_{BAT}

9.1.9.1 Functional class “Bus Driver voltage regulator control”

This functional class requires the following optional features to be implemented in coexistence:

- Power supply input V_{BAT}
- Power supply input V_{CC}
- Signal WAKE (optional within this functional class)
- Signal INH1
- BD mode *BD_Sleep*

- Signal EN (in case the host interface is not a SPI)
- Implementation of the functional class “Bus Driver remote wakeup” (see 9.1.9.5)

9.1.9.2 Functional class “Bus Driver – bus guardian interface”

This functional class requires the following optional features to be implemented in coexistence:

- Signal BGE
- Signal RxEN (optional within this functional class)

9.1.9.3 Functional class “Bus Driver internal voltage regulator”

This functional class requires the following optional features to be implemented in coexistence:

- Power supply input V_{BAT}
- Signal WAKE (optional within this functional class)
- Optionally, the subgroup BDControl may be implemented within this functional class, including the following features:
 - Signal INH1
 - BD mode *BD_Sleep*
 - Signal EN
- Implementation of the functional class “Bus Driver logic level adaptation” (see 9.1.9.4) optional within this functional class
- Implementation of the functional class “Bus Driver remote wakeup” (see 9.1.9.5) optional within this functional class
- No V_{CC} supply input is present

9.1.9.4 Functional class “Bus Driver logic level adaptation”

This functional class comprises the implementation of a “ V_{IO} ” power supply input and requires that the thresholds of all digital inputs can be controlled by this voltage as well as all digital outputs are related to this voltage level.

9.1.9.5 Functional class “Bus Driver remote wakeup”

This functional class comprises the implementation of the option “Remote Wakeup event detector”.

9.1.9.6 Functional class “Bus Driver increased voltage amplitude transmitter”

This functional class requires that the minimum *uBDTxActive* shall be 900 mV.


9.1.10 Definition of communication and control

9.1.10.1 Communication

Matrix A (round robin test):

In some test cases it is necessary that every node within the specified topology is the transmitter, i.e. the test case starts with node 1 as transmitter and the other nodes transmit one after another (all other nodes are receivers). This matrix is used for observation of digital signals.

Figure 45 depicts the communication matrix A.



NOTE The transmitting node is not part of the receiving nodes, i.e. the receivers are all nodes except the transmitter.

Figure 45 — Communication matrix A

Pause between the messages²³⁾ : 20 μ s.

Node 11 as transmitter:

In some test instances node 11 is the transmitter and node 12 that is observed by the oscilloscope is the receiver.

Figure 46 depicts the communication with node 11 as transmitter (time diagram).




Figure 46 — Communication with node 11 as transmitter (time diagram)

Node 12 as transmitter:

²³⁾ A message is the whole test pattern (wakeup, TSS and data signal) which is sent by the transmitter and received by the receivers, see also 9.1.2.7.

In some test instances node 12 is the transmitter and node 23 that is observed by the oscilloscope is the receiver.

Figure 47 depicts the communication with node 12 as transmitter (time diagram).




Figure 47 — Communication with node 12 as transmitter (time diagram)

Node 1 as transmitter:

In some test instances node 1 is the transmitter and node 2 that is observed by the oscilloscope is the receiver.

Figure 48 depicts the communication with node 1 as transmitter (time diagram).




Figure 48 — Communication with node 1 as transmitter (time diagram)

Node 23 as transmitter:

In this communication node 23 is the transmitter and observed by the oscilloscope.

Figure 49 depicts the communication with node 23 as transmitter (time diagram).




Figure 49 — Communication with node 23 as transmitter (time diagram)

Node 24 as transmitter:

In this communication node 24 is the transmitter and node 23 is observed by the oscilloscope.

Figure 50 depicts the communication with node 24 as transmitter (time diagram).




Figure 50 — Communication with node 24 as transmitter (time diagram)

Node 23 and 24 as transmitter:

In this communication node 23 and 24 are the transmitters with scope observation of the bus at node 23 and logic analyzer observation of both nodes.

Figure 51 depicts the communication with node 24 as observed transmitter (time diagram).




Figure 51 — Communication with node 23 and 24 as transmitter (time diagram)

Node 24 and node 23 as transmitter:

In this communication node 24 and 23 are the transmitters with scope observation of the bus at node 23 and logic analyzer observation of both nodes.

Figure 51 depicts the communication with node 24 as observed transmitter (time diagram).




Figure 52 — Communication with node 24 and 23 as transmitter (time diagram)

Node 24 and 1 as transmitter:

In this communication node 24 and node 1 are the transmitters and all IUTs are observed by the logic analyzer.

Figure 53 depicts the communication with node 24 and 1 as transmitter (time diagram).




Figure 53 — Communication with node 24 and 1 as transmitter (time diagram)

9.1.10.2 Control

Host command:

Wait 100 μ s (if hard wired host interface, i.e. option A is implemented) or 100 μ s (if SPI, i.e. option B is implemented) after a host command to the IUT before performing the next step in the test execution. In that case the IUT is able to switch from one mode to the other.

The commanded nodes and the observed nodes are specified in the test cases.

9.1.11 Standard preamble

The standard preamble consists of the following configuration steps:

- Switch on power supplies and initialize them according to the values defined for each test case in the configuration.
- Set ground shift and initialize it according to the values defined for each test case in the configuration.

- c) Set failure according to the values defined for each test case in the configuration.
- d) Wait for 500 ms in order to have a stable failure condition.
- e) TxEN and TxD shall be in logical HIGH (idle) state.
- f) In case of a BGE signal this signal shall be in logical HIGH state.
- g) In case of a V_{IO} input this voltage shall be supplied by the voltage used in the implementation of the conformance test.
- h) In case of a WAKE pin this signal shall be in logical HIGH state.
- i) Stimulate all IUTs via the host interface to enter *BD_Normal*.
- j) Wait 100 μ s for the IUTs to enter *BD_Normal*.
- k) Make sure that the Active Star is in *AS_Normal* mode when this preamble is left and the test execution is entered, e.g. by switching on the power supply of the Active Star just before the end of the preamble.

9.1.12 Standby preamble

The standby preamble consists of the following configuration steps:

- a) Switch on power supplies and initialize them according to the values defined for each test case in the configuration.
- b) Set ground shift and initialize it according to the values defined for each test case in the configuration.
- c) Set failure according to the values defined for each test case in the configuration.
- d) Wait for 500 ms in order to have a stable failure condition.
- e) TxEN and TxD shall be in logical HIGH (idle) state.
- f) In case of a BGE signal this signal shall be in logical HIGH state.
- g) In case of a V_{IO} input this voltage shall be supplied by the voltage used in the implementation of the conformance test.
- h) In case of a WAKE pin this signal shall be in logical HIGH state.
- i) Stimulate all IUTs via the host interface to enter *BD_Standby*.
- j) Wait 100 μ s for the IUTs to enter *BD_Standby*.
- k) Make sure that the Active Star is in *AS_Normal* mode when this preamble is left and the test execution is entered, e.g. by switching on the power supply of the Active Star just before the end of the preamble.

9.1.13 Sleep preamble

The sleep preamble will only be used if the IUT has the functional class "BD voltage regulator control" (*BD_Sleep* mode) or the subgroup BDCControl within the functional class "Bus Driver internal voltage regulator" (see 9.1.9.3) implemented. The needed host command will be product specific.

The sleep preamble consists of the following configuration steps:

- a) Switch on power supplies and initialize them according to the values defined for each test case in the configuration.
- b) Set ground shift and initialize it according to the values defined for each test case in the configuration.
- c) Set failure according to the values defined for each test case in the configuration.
- d) Wait for 500 ms in order to have a stable failure condition.
- e) TxEN and TxD shall be in logical HIGH (idle) state.
- f) In case of a BGE signal this signal shall be in logical HIGH state.
- g) In case of a V_{IO} input this voltage shall be supplied by the voltage used in the implementation of the conformance test.
- h) In case of a WAKE pin this signal shall be in logical HIGH state.
- i) Stimulate all IUTs via the host interface to enter *BD_Sleep*.
- j) Wait 100 μ s for the IUTs to enter *BD_Sleep*.
- k) In case that hard wired signals as host interface are implemented, set the EN signal to logical LOW state.
- l) Make sure that the Active Star is in *AS_Normal* mode when this preamble is left and the test execution is entered, e.g. by switching on the power supply of the Active Star just before the end of the preamble.

9.1.14 ReceiveOnly preamble

The ReceiveOnly preamble will only be used if the IUT has the *BD_ReceiveOnly* mode implemented. The needed host command will be product specific.

The ReceiveOnly preamble consists of the following configuration steps:

- a) Switch on power supplies and initialize them according to the values defined for each test case in the configuration.
- b) Set ground shift and initialize it according to the values defined for each test case in the configuration.
- c) Set failure according to the values defined for each test case in the configuration.
- d) Wait for 500 ms in order to have a stable failure condition.
- e) TxEN and TxD shall be in logical HIGH (idle) state.
- f) In case of a BGE signal this signal shall be in logical HIGH state.
- g) In case of a V_{IO} input this voltage shall be supplied by the voltage used in the implementation of the conformance test.
- h) In case of a WAKE pin this signal shall be in logical HIGH state.
- i) Stimulate all IUTs via the host interface to enter *BD_ReceiveOnly*.
- j) Wait 100 μ s for the IUTs to enter *BD_ReceiveOnly*.
- k) Make sure that the Active Star is in *AS_Normal* mode when this preamble is left and the test execution is entered, e.g. by switching on the power supply of the Active Star just before the end of the preamble.

9.1.15 Standard postamble

The standard postamble consists of the following steps:

- Set ground shift to 0 V.
- Set to faultless configuration (reset failures).
- Switch off power supplies.

9.1.16 Receiver masks

The path asymmetry is a very important parameter for the decoding of FlexRay signals. Each component in the physical layer may cause asymmetries, transmitters, Active Stars, receivers, but also passive network segments as passive busses or stars, connectors, ESD protection, etc. As a consequence, it is not enough to just sum up the allowed asymmetries for transmitters, receivers and Active Stars. These parameters are verified separately. The complete physical layer including the whole signal path may cause a path asymmetry as defined in ISO 17458-4.

Table 30 defines the allowed path asymmetry for a sequence of 10 bit logical LOW.

Table 30 — Allowed path asymmetry for a sequence of 10 bit logical LOW

FlexRay Parameter	Description	Min	Max	Unit
<i>dCCRxAsymAccept15</i>	Acceptance of asymmetry at receiving CC	-31,5	+44,0	ns

The accuracy/resolution of the logic analyzer as described in 6.5.9 shall be taken into account. The sequence of 10 bit logical LOW shall be enclosed by logical HIGH sequences, i.e. the bus shall change from *Data_1* to 10 bit times *Data_0* and back to *Data_1*.

The asymmetric channel delays shall be independent from the propagation delay.

9.2 Static test cases

The motivation of static test cases is to check the availability and the boundaries in the data sheet of the IUT (topology independent). Every parameter shall be part of the data sheet and fulfil the specified boundaries. If at least one parameter does not pass this test, the result of the whole conformance test is failed.

Table 31 defines the static test cases for Bus Drivers.

Table 31 — Static test cases for Bus Drivers

No.	Parameter	SOVS Brace	Description	Min	Max	Unit
1.	<i>dBDRxAsym</i>	Communication. Delay	Receiver delay mismatch ^{a b c}	—	5	ns
2.	<i>dBDRx10</i>	Communication. Delay	Receiver delay, negative edge ^{a b}	—	75	ns
3.	<i>dBDRx01</i>	Communication. Delay	Receiver delay, positive edge ^{a b}	—	75	ns

No.	Parameter	SOVS Brace	Description	Min	Max	Unit
4.	<i>dBDRxai</i>	Communication. Timing	Idle reaction time ^d	50	275	ns
5.	<i>dBDRxia</i>	Communication. Bus Driver.Timing	Activity reaction time ^d	100	325	ns
6.	<i>dBDTxAsym</i>	Communication. Delay	Transmitter delay mismatch ^{c e} _f	—	4	ns
7.	<i>dBDTx10</i>	Communication. Delay	Transmitter delay, negative edge ^{e f g}	—	75	ns
8.	<i>dBDTx01</i>	Communication. Delay	Transmitter delay, positive edge ^{e f g}	—	75	ns
9.	<i>dBDTxai</i>	Communication. Bus Driver.Timing	Propagation delay active→idle ^g	—	75	ns
10.	<i>dBDTxia</i>	Communication. Timing.Bus Driver	Propagation delay idle→active ^g	—	75	ns
11.	<i>dBusTxai</i>	Communication. Signal Shape	Transition time active→idle ^g	—	30	ns
12.	<i>dBusTxia</i>	Communication. Signal Shape	Transition time idle→active ^g	—	30	ns
13.	<i>dBusTx01</i>	Communication. Signal Shape	Rise time differential voltage 20 %→80 % ^{f g}	6	18,75	ns
14.	<i>dBusTx10</i>	Communication. Signal Shape	Fall time differential voltage (80 % → 20 %) ^{f g}	6	18,75	ns
15.	<i>uBDTx_{active}</i>	Communication. Signal Shape	Absolute differential voltage while sending ^{f h i}	600	2000	mV
16.	<i>uBDTx_{idle}</i>	Communication. Signal Shape	Absolute differential voltage while <i>Idle</i> ^{f h j}	0	30	mV
17.	<i>uV_{DIG-OUT-HIGH}</i>	Communication. Threshold	Output voltage on a digital output, when in logical high state ^{k l m n}	80	100	%
18.	<i>uV_{DIG-OUT-LOW}</i>	Communication. Threshold	Output voltage on a digital output, when in logical low state ^{k l m n}	—	20	%
19.	<i>uV_{DIG-IN-HIGH}</i>	Communication. Threshold	Threshold for detecting a digital input as on logical high _{l m}	—	70	%
20.	<i>uV_{DIG-IN-LOW}</i>	Communication. Threshold	Threshold for detecting a digital input as on logical low _{l m}	30	—	%
21.	<i>uData0</i>	Communication. Threshold	Receiver threshold for detecting <i>Data_0</i> ^o	-300	-150	mV
22.	<i>uData1</i>	Communication. Threshold	Receiver threshold for detecting <i>Data_1</i> ^o	150	300	mV
23.	<i>uData1- uData0 </i>	Communication. Threshold	Mismatch of receiver thresholds ^p	-30	+30	mV
24.	<i>dBDActivity Detection</i>	Communication. Timing.Bus Driver	Bus Driver filter time for activity detection	100	250	ns
25.	<i>dBDIde Detection</i>	Communication. Timing.Bus Driver	Bus Driver filter time for <i>Idle</i> detection	50	200	ns

No.	Parameter	SOVS Brace	Description	Min	Max	Unit
26.	R_{CM1}, R_{CM2}	Environment	Receiver common mode input resistance ^q	10	40	k Ω
27.	u_{CM}	Environment. Common Mode Voltages	Common mode voltage range that does not disturb the receive function ^{r s}	-10	+15	V
28.	SPI^t	Host Interface. Bus Driver	Characteristics of the optional SPI Bus Driver to host interface ^s	0,01	1	Mbit /s
29.	$iBM_{GNDShortMax}$	Failure. Short-circuit.BM	Maximum output current when shorted to GND	—	60	mA
30.	$iBP_{GNDShortMax}$	Failure. Short-circuit.BP	Maximum output current when shorted to GND	—	60	mA
31.	$iBP_{BAT48ShortMax}$	Failure. Short-circuit.BP	Maximum output current when shorted to $V_{BAT} = 48\text{ V}^u$	—	72	mA
32.	$iBM_{BAT48ShortMax}$	Failure. Short-circuit.BM	Maximum output current when shorted to $V_{BAT} = 48\text{ V}^u$	—	72	mA
33.	$iBM_{BAT27ShortMax}$	Failure. Short-circuit.BM	Maximum output current when connected to $V_{BAT} = +27\text{ V}$	—	60	mA
34.	$iBP_{BAT27ShortMax}$	Failure. Short-circuit.BP	Maximum output current when shorted to $V_{BAT} = +27\text{ V}$	—	60	mA
35.	$u_{Bias} - \text{Non-Low Power}$	Mode. Bus Driver. Normal	Voltage at BP & BM during bus state $Idle^q v$	1 800	3 200	mV
36.	$u_{Bias} - \text{Low Power}$	Mode. Bus Driver. Low Power	Voltage at BP & BM during bus state $Idle\_LP^q v$	-200	+200	mV
37.	$dBDWakePulseFilter$	Mode. Bus Driver. Low Power. Wakeup	Duration of a valid wake pulse at local WAKE pin	1	500	μs
38.	$dWU_{0Detect}$	Mode. Bus Driver. Low Power. Wakeup	Time for detection of a $Data\_0$ phase in WU pattern	1	4	μs
39.	$dWU_{IdleDetect}$	Mode. Bus Driver. Low Power. Wakeup	Time for detection of an $Idle$ phase in WU pattern	1	4	μs
40.	$dWU_{Timeout}$	Mode. Bus Driver. Low Power. Wakeup	Acceptance timeout for WU pattern recognition	48	140	μs
41.	$uV_{BAT-WAKE}$	Power Supply	Minimum battery voltage required for wakeup detector (local and remote) operation in case that V_{CC} is implemented	—	7	V
42.	$uBDUVVBAT$	Power Supply. Bus Driver. Undervoltage V_{BAT}	Undervoltage detection threshold for Bus Driver with undervoltage on V_{BAT}	4	5,5	V

No.	Parameter	SOVS Brace	Description	Min	Max	Unit
43.	$uBDUVV_{CC}$	Power Supply. Bus Driver. Undervoltage V_{CC}	Undervoltage detection threshold for Bus Driver with undervoltage on V_{CC}	4	—	V
44.	$dBDUVV_{CC}$	Power Supply. Bus Driver. Undervoltage V_{CC}	Reaction time for V_{CC} undervoltage detection	—	1 000	ms
45.	iBP_{Leak}	Mode. Bus Driver. Off	Absolute leakage current when in BD_Off^w	—	25	μA
46.	iBM_{Leak}	Mode. Bus Driver. Off	Absolute leakage current when in BD_Off^w	—	25	μA
47.	Functional Class "BD voltage regulator control"	Functional Class	Checks the complete implementation of all specified options	—	—	-
48.	Functional Class "Bus Driver internal voltage regulator"	Functional Class	Checks the complete implementation of all specified options	—	—	-
49.	Functional Class "Bus Driver logic level adaptation"	Functional Class	Checks the complete implementation of all specified options	—	—	-
50.	Functional Class "Bus Driver – Bus guardian interface"	Functional Class	Checks the complete implementation of all specified options	—	—	-
51.	Device qualification according to [13]		Checks the existence of this qualification in the datasheet			
52. T	T_{AMB_Class0}	Environment	Ambient temperature for class 0 s x	-40	+150	$^{\circ}C$
53.	T_{AMB_Class1}	Environment	Ambient temperature for class 1 s x	-40	+125	$^{\circ}C$
54.	T_{AMB_Class2}	Environment	Ambient temperature for class 2 s x	-40	+105	$^{\circ}C$
55.	T_{AMB_Class3}	Environment	Ambient temperature for class 3 s x	-40	+85	$^{\circ}C$
56.	$dBDTxDM$	Communication. Delay	Idle-active transmitter delay mismatch $ dBDTxia-dBDTxai ^g$	-50	50	ns
57.	$iBM_{-5VshortMax}$	Failure. Short-circuit.BM	Maximum output current when shorted to $V_{BAT} = -5 V$	—	60	mA
58.	$iBP_{-5VshortMax}$	Failure. Short-circuit.BP	Maximum output current when shorted to $V_{BAT} = -5 V$	—	60	mA
59.	$iBM_{BPShortMax}$	Failure. Short-circuit.BM	Maximum output current when BM is shorted to BP	—	60	mA
60.	$iBP_{BMShortMax}$	Failure. Short-circuit.BP	Maximum output current when BP is shorted to BM	—	60	mA
61.	$iBM_{BAT60ShortMax}$	Failure. Short-circuit.BM	Maximum output current when shorted to $V_{BAT} = +60 V$	—	90	mA

No.	Parameter	SOVS Brace	Description	Min	Max	Unit
62.	$iBP_{BAT60ShortMax}$	Failure. Short-circuit.BP	Maximum output current when shorted to $V_{BAT} = +60 V^{u y}$	—	90	mA
63.	$dBDUVV_{BAT}$	Power Supply. Bus Driver. Undervoltage V_{BAT}	Reaction time for V_{BAT} undervoltage detection	—	1 000	ms
64.	uUV_{IO}	Power Supply. Bus Driver. Undervoltage V_{IO}	Undervoltage detection threshold for Bus Driver with undervoltage on V_{IO}	2	—	V
65.	$dBDUVV_{IO}$	Power Supply. Bus Driver. Undervoltage V_{IO}	Reaction time for V_{IO} undervoltage detection	—	1 000	ms
66.	$dBDWakeup$ $Reaction_{local}$	Mode. Bus Driver. Low Power. Wakeup	Bus Driver reaction time on a local wakeup event	—	100	μs
67.	$dBDWakeup$ $Reaction_{remote}$	Mode. Bus Driver. Low Power. Wakeup	Bus Driver reaction time on a remote wakeup event	—	100	μs
68.	$dBDTxActive$ Max	Communication.B us Driver. Timing	Maximum length of transmitter activation	650	2 600	μs
69.	$dBDMode$ $Change$	Host Interface. Bus Driver. hard wired signals	Mode transition time after (hard-wired) host command	—	100	μs
70.	dBD $ERRN_{Stable}$	Host Interface. Bus Driver. hard wired signals	Error signaling time on ERRN pin	1	10	μs
71.	$dReaction$ $Time_{ERRN}$	Host Interface. Bus Driver. hard wired signals	<i>Reaction time on ERRN pin</i>	—	100	μs
72.	$dBDMode$ $Change_{SPI}$	Host Interface. Bus Driver. SPI	Mode transition time after (SPI) host command	—	100	μs
73.	$dBDReaction$ $Time_{SPI}$	Host Interface. Bus Driver. SPI	Time from detection of an event to falling edge of INTN	—	200	μs
74.	$uINH1_{Not\_Sleep}$	Communication. Threshold	Voltage on inhibit pin, when signaling <i>Not_Sleep</i> at 200 μA load, $uVBAT > 5,5 V$	$uVBAT - 1 V$	—	V
75.	$iINH1Leak$	Mode. Bus Driver. Low Power	Absolute leakage current while signaling <i>Sleep</i>	—	10	μA
76.	$uData0\_LP$	Communication. Threshold	Low power receiver threshold for detecting $Data\_0^z$	-400	-100	mV
77.	$dWU_{Interrupt}$	Mode. Bus Driver. Low Power. Wakeup	<i>Acceptance timeout for interruptions</i>	0,13 ^{aa}	1	μs

No.	Parameter	SOVS Brace	Description	Min	Max	Unit
78.	$uBDLogic\_1$	Communication. Threshold	Threshold for detecting logical high	—	60	%
79.	$uBDLogic\_0$	Communication. Threshold	Threshold for detecting logical low	40	—	%
80.	$dBDRV_{CC}$	Power Supply. Bus Driver. Undervoltage V_{CC}	V_{CC} Undervoltage recovery time for Bus Drivers	—	10	ms
81.	$dBDRV_{BAT}$	Power Supply. Bus Driver. Undervoltage V_{BAT}	V_{BAT} Undervoltage recovery time for Bus Drivers	—	10	ms
82.	$dBDRV_{IO}$	Power Supply. Bus Driver. Undervoltage V_{IO}	V_{IO} Undervoltage recovery time for Bus Drivers	—	10	ms
83.	$iBP_{LeakGND}$	Failure. Loss.GND.IUT	Absolute leakage current in case of loss of GND ^{bb}	—	1 600	μA
84.	$iBM_{LeakGND}$	Failure. Loss.GND.IUT	Absolute leakage current in case of loss of GND ^{bb}	—	1 600	μA
85.	Functional Class "Bus Driver Remote Wakeup"	Functional Class	Checks the complete implementation of all specified options	—	—	—
86.	Functional Class "Increased Voltage Amplitude Transmitter"	Functional Class	Checks the complete implementation of all specified options	—	—	—
87.	$uESD_{EXT}$	Environment	ESD protection on pins that lead to ECU terminals ^{cc}	6	—	kV
88.	$uESD_{INT}$	Environment	ESD on all other pins	2	—	kV
89.	$uESD_{IEC}$	Environment	ESD protection on BP and BM	6	—	kV
90.	$dBDRxD_{R15} + dBDRxD_{F15}$	Communication. Timing. Bus Driver	Sum of rise and fall time at 15 pF load ^{dd}	—	13	ns
91.	$ dBDRxD_{R15} - dBDRxD_{F15} $	Communication. Timing. Bus Driver	Difference of rise and fall time at 15 pF load	—	5	ns
92.	C_BDTxD	Environment	Input capacitance on TxD pin	—	10	pF
93.	$dBDTxRxai$	Communication. Timing. Bus Driver	Idle-Loop delay	—	325	ns
94.	$uV_{DIG-OUT-UV}$	Communication. Threshold	Output voltage on a digital output at 100 k Ω load, when V_{DIG} in undervoltage ^{ee}	—	500	mV
95.	Operation modes in case of $V_{BAT} \geq 5,5$ V and $V_{CC} = \text{nominal}$ (if implemented)	—	The Bus Driver shall be able to operate in all operation modes (in case that V_{CC} is implemented, wakeup detection is not mandatory)	—	—	—

No.	Parameter	SOVS Brace	Description	Min	Max	Unit
96.	Operation modes in case of $V_{BAT} \geq 7\text{ V}$ and $V_{CC} = \text{nominal}$	—	The Bus Driver shall be able to operate in all operation modes (wakeup detection mandatory)	—	—	—
97.	$uV_{DIG-OUT-OFF}$	Communication. Threshold	Output voltage on a digital output at 100 k Ω load, when unsupplied ^{ff} Checks the existence of this parameter in the datasheet	product specific	product specific	
98.	$R_{BDTransmitter}$	Simulation	Bus Driver – Bus interface simulation resistor	product specific	product specific	
99.	<i>RxD signal sum of rise and fall time at TP4_CC</i>	Simulation	Between 20 % and 80 % V_{DIG} at 10 pF load at the end of a 50 Ω , 1 ns microstripline	—	16,5	ns
100.	$uV_{BAT-WAKE}$	Power Supply	Minimum battery voltage required for wakeup detector (local and remote) operation in case that V_{CC} is not implemented	—	5,5	V
101.	$dBDRxD_{R25} + dBDRxD_{F25}$	Communication. Timing. Bus Driver	Sum of rise and fall time at 25 pF load ^{gg}	—	16,5	ns
102.	$ dBDRxD_{R25} - dBDRxD_{F25} $	Communication. Bus Driver. Timing	Difference of rise and fall time at 25 pF load	—	5	ns
103.	$dBusTxDif$	Communication. Signal Shape	Difference between differential rise and all time $ dBusTx10 - dBusTx01 $	—	3	ns
104.	Behaviour in case of SCK unconnected	Simulation	SCK (if implemented) shall have pull-down behaviour in case it is unconnected	—	—	—
105.	<i>RxD signal difference of rise and fall time at TP4_CC</i>	Simulation	Between 20 % and 80 % V_{DIG} at 10 pF load at the end of a 50 Ω , 1 ns microstripline	—	5	ns

^a Load on RxD: 25 pF

^b To be tested with a signal according to the definitions of ISO 17458-4

^c Shall be guaranteed for +/-300 mV as well as for +/-150 mV level of $uBus$

^d To be tested with a signal according to the definitions of ISO 17458-4

^e For all TxD signals with a sum of rise and fall time (20 % to 80 % V_{DIG}) of up to 9 ns.

^f The values shall be guaranteed, when the TxD signal is constant for 100 ns to 4 400 ns before the first edge and also in case the test is performed with the opposite polarity (see ISO 17458-4).

^g Load on BP / BM: 40 Ω || 100 pF

^h Load on BP / BM: (40 .. 55) Ω || 100 pF

ⁱ In case the functional class “Bus Driver increased voltage amplitude transmitter” or the functional class “Active Star increased voltage amplitude transmitter” is implemented, the minimum of $uBDTxActive$ or $uStarTxActive$ shall be shifted to 900 mV.

^j $uBus$ shall be measured with a limited bandwidth not lower than 20 MHz before comparing with the limit of

No.	Parameter	SOVS Brace	Description	Min	Max	Unit
<i>uBDTxidle.</i>						
k	Load conditions are product specific and documented in the product datasheet.					
l	In case a reference voltage for digital IO is available via a V_{IO} pin, then $uV_{DIG} = uV_{IO}$, otherwise $uV_{DIG} = uV_{CC}$.					
m	Relative to V_{DIG}					
n	The values shall be guaranteed, when the TxD signal is constant for (100 .. 4 400) ns before the first edge and also in case the test is performed with the opposite polarity (see also ISO 17458-4)					
o	Prerequisite for detecting <i>Data_0</i> or <i>Data_1</i> is detection of activity previously. <i>Data_0</i> and <i>Data_1</i> shall be reliably detected with uBus in the range of up to $\pm 3\,000$ mV.					
p	Test with $(uBP + uBM) / 2 = uCM = 2,5$ V					
q	Prerequisite is that BD is connected to GND and $uV_{CC} = 5$ V (if applicable) and $uV_{BAT} \geq 7$ V (if applicable)					
r	$uCM = (uBP + uBM) / 2$. To be tested on a receiving Bus Driver with a sending Bus Driver that has a ground offset voltage in the range of $[-12,5$ V .. $+12,5$ V] and sends a 50 / 50 pattern.					
s	The device shall be in the range given in ISO 17458-4.					
t	The values represent the range of the transfer speed which shall be guaranteed by the IUT.					
u	These limitations are only valid for devices that are meant to be used in 42 V board net systems.					
v	Load on BP/BM: $(40 \dots 55) \Omega \parallel 100$ pF. Nominal voltage of $uBias$ is 2 500 mV in normal mode and 0 mV in low power modes.					
w	Test conditions: $uBP = uBM = 5$ V, all other pins connected to GND. GND pin connected directly to 0 V.					
x	At least one of the classes shall be implemented.					
y	400 ms originated from load dump conditions.					
z	Given the prerequisite that $uV_{BAT} \geq 7$ V (if applicable, otherwise $uV_{CC} = 5$ V)					
aa	The minimum value is only guaranteed, when the phase that is interrupted was continuously present for at least 870 ns.					
bb	Test conditions: $uBP = uBM = 0$ V, all other pins connected via 0Ω to 16 V.					
cc	Typically: BM, BP, WAKE and V_{BAT}					
dd	20 % to 80 % of V_{DIG} . A datasheet for the BD/CC/AS shall state maximum rise and fall time on RxD/TxD separately.					
ee	Condition: V_{CC} or V_{BAT} supplied, depending on the product specific supply thresholds below undervoltage thresholds, e.g. in <i>BD_Off</i> or <i>AS_Off</i> mode.					
ff	Product specific supply thresholds below undervoltage thresholds, e.g. in <i>BD_Off</i> or <i>AS_Off</i> mode.					
gg	20 % – 80 % V_{DIG} , a datasheet for the BD/CC/AS shall state maximum rise and fall time on RxD/TxD separately.					

9.3 Test cases

9.3.1 Communication.Delay.dBDTx01

9.3.1.1 Transmitter delay dBDTx01

Table 32 defines the test case for the transmitter delay dBDTx01.

Table 32 — Test case for the transmitter delay dBDTx01

Name	Transmitter delay dBDTx01
Test purpose	This test checks the transmitter delay dBDTx01 from <i>low</i> to <i>high</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} supply input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23 according to the observation window described in 9.1.4.1. b) Observe and acquire <i>uBus</i> at <i>TP1_N23</i> of node 23 according to the observation window described in 9.1.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N23_INH1</i> of node 23. d) Stimulate the IUT of node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 10Bit High pattern, followed by one 10Bit Low pattern.
Postamble	Standard postamble.
Pass criteria	— $dBDTx01 \leq 75 \text{ ns}$.

Name	Transmitter delay <i>dBDTx01</i>
	— in case of an available INH1 signal <i>u/NH1</i> shall be in logical HIGH state during the test execution.

Table 33 defines the test instances for transmitter delay *dBDTx01* test case defined in Table 32.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 33 — Test instances for transmitter delay *dBDTx01*

Instance		1	2	3	4	5	6
Purpose	Stress	none	ground shift at transmitter	ground shift at receiver	low battery	min. bus load	max. bus load
	Precondition	—	—	—	BD_VRCor BD_IVR impl.	—	—
Configuration	Power supply	—	—	—	V _{BAT} = 5,5 V	—	—
	Ground shift	—	+5,0 V at N23	+5,0 V at N24	—	—	—
	Failure	—	—	—	—	FL7 at N23	FL8 at N23
Preamble		—	—	—	—	—	—
Test execution		—	—	—	—	—	—
Pass criteria		—	—	—	—	—	—

9.3.2 Communication.Delay.dBDTx10

9.3.2.1 Transmitter delay dBDTx10

Table 34 defines the test case for transmitter delay dBDTx10.

Table 34 — Test case for transmitter delay dBDTx10

Name	Transmitter delay dBDTx10
Test purpose	This test checks the transmitter delay dBDTx10 from <i>high</i> to <i>low</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23 according to the observation window described in 9.1.4.1. b) Observe and acquire <i>uBus</i> at <i>TP1_N23</i> of node 23 according to the observation window described in 9.1.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N23_INH1</i> of node 23. d) Stimulate the IUT of node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 10Bit High pattern, followed by one 10Bit Low pattern.
Postamble	Standard postamble.
Pass criteria	— $dBDTx10 \leq 75\text{ns}$. — in case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 35 defines the test instances for transmitter delay $dBDTx10$ test case defined in Table 34.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 35 — Test instances for transmitter delay $dBDTx10$

Instance		1	2	3	4	5	6
Purpose	Stress	none	ground shift at transmitter	ground shift at receiver	low battery	min. bus load	max. bus load
	Precondition	—	—	—	BD_VRCor BD_IVR impl.	—	—
Configuration	Power supply	—	—	—	$V_{BAT} = 5,5\text{ V}$	—	—
	Ground shift	—	+5,0 V at N23	+5,0 V at N24	—	—	—
	Failure	—	—	—	—	FL7 at N23	FL8 at N23
Preamble		—	—	—	—	—	—
Test execution		—	—	—	—	—	—
Pass criteria		—	—	—	—	—	—

9.3.3 Communication.Delay.dBDRx01

9.3.3.1 Receiver delay dBDRx01

Table 36 defines the test case for receiver delay dBDRx01.

Table 36 — Test case for receiver delay dBDRx01

Name	Receiver delay dBDRx01
Test purpose	This test checks the receiver delay dBDRx01 from <i>low</i> to <i>high</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 12 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uRxD</i> at <i>TP_N23_RxD</i> of node 23 according to the observation window described in 9.1.4.1. b) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N23_INH1</i> of node 23. d) In case node 12 is the transmitter, stimulate the IUT of node 12 at <i>TP_N12_TxD</i> and <i>TP_N12_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 10Bit High pattern, followed by one 10Bit Low pattern. In case node 24 is the transmitter, stimulate the same pattern sequence at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i>
Postamble	Standard postamble.
Pass criteria	— $dBDRx01 \leq 75 \text{ ns}$. — in case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 37 defines the test instances for receiver delay dBDRx01 test case defined in Table 36.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 37 — Test instances for receiver delay dBDRx01

Instance		1	2	3	4	5	6
Purpose	Stress	none	ground shift at transmitter	ground shift at receiver	low battery	min. bus load	max. bus load
	Precondition	—	—	—	BD_VRCor BD_IVR impl.	—	—
Configuration	Power supply	—	—	—	$V_{BAT} = 5,5\text{ V}$	—	—
	Ground shift	—	+5,0 V at N24	+5,0 V at N23	—	—	—
	Failure	—	—	—	—	FL7 at N23	FL8 at N23
Preamble		—	—	—	—	—	—
Test execution		—	N24 as transmitter	—	—	—	—
Pass criteria		—	—	—	—	—	—

9.3.4 Communication.Delay.dBDRx10

9.3.4.1 Receiver delay dBDRx10

Table 38 defines the test case for receiver delay dBDRx10.

Table 38 — Test case for receiver delay dBDRx10

Name	Receiver delay dBDRx10
Test purpose	This test checks the receiver delay dBDRx10 from <i>high</i> to <i>low</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 12 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uRxD</i> at <i>TP_N23_RxD</i> of node 23 according to the observation window described in 9.1.4.1. b) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N23_INH1</i> of node 23. d) In case node 12 is the transmitter, stimulate the IUT of node 12 at <i>TP_N12_TxD</i> and <i>TP_N12_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 10Bit High pattern, followed by one 10Bit Low pattern. In case node 24 is the transmitter, stimulate the same pattern sequence at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i>
Postamble	Standard postamble.
Pass criteria	— $dBDRx10 \leq 75$ ns. — in case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 39 defines the test instances for receiver delay dBDRx10 test case defined in Table 38.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 39 — Test instances for receiver delay dBDRx10

Instance		1	2	3	4	5	6
Purpose	Stress	none	ground shift at transmitter	ground shift at receiver	low battery	min. bus load	max. bus load
	Precondition	—	—	—	BD_VRC or BD_IVR impl.	—	—
Configuration	Power supply	—	—	—	$V_{BAT} = 5,5 \text{ V}$	—	—
	Ground shift	—	+5,0 V at N24	+5,0 V at N23	—	—	—
	Failure	—	—	—	—	FL7 at N23	FL8 at N23
Preamble		—	—	—	—	—	—
Test execution		—	N24 as transmitter	—	—	—	—
Pass criteria		—	—	—	—	—	—

9.3.5 Mode.Bus Driver.Low Power.Standby

9.3.5.1 Operation mode change from *BD_Normal* to *BD_Standby* due to host command

Table 40 defines the test case for operation mode change from *BD_Normal* to *BD_Standby* due to host command.

Table 40 — Test case for operation mode change from *BD_Normal* to *BD_Standby* due to host command

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Standby</i> due to host command
Test purpose	This test checks the ability of the IUT to change from <i>BD_Normal</i> mode to <i>BD_Standby</i> due to host command according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. b) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. c) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. d) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. e) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. f) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. g) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Standby</i> due to host command
	node 24.c i) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. j) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. k) Wait 100 µs (the IUT shall change to <i>BD_Standby</i>). l) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. m) Trigger the scope to start the observation synchronously with the stimuli at node 24. n) Wait until end of the scope observation window, i.e. 5,0 µs. o) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	— <i>uBus</i> at I of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of TxEN of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxidle</i>). — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution.

Table 41 defines the test instances for operation mode change from *BD_Normal* to *BD_Standby* due to host command test case defined in Table 40.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

**Table 41 — Test instances for operation mode change from
BD_Normal to *BD_Standby* due to host command**

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.2 Operation mode change from *BD_Sleep* to *BD_Standby* due to remote wakeup

Table 42 defines the test case for operation mode change from *BD_Sleep* to *BD_Standby* due to remote wakeup.

Table 42 — Test case for operation mode change from *BD_Sleep* to *BD_Standby* due to remote wakeup

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to remote wakeup
Test purpose	This test checks the ability of the IUT to change from <i>BD_Sleep</i> mode to <i>BD_Standby</i> due to a remote wakeup according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — neither the Functional class “Bus Driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus Driver internal voltage regulator” is implemented — the Functional class “Bus Driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes except node 24. d) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes except node 24. e) Observe and acquire the error signal of the host interface (<i>TP_Nx_ERRN</i> or <i>TP_Nx_INTN</i>) of all nodes. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes except node 24. g) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one wakeup

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to remote wakeup
	pattern as described in 9.1.3.1.
Postamble	Standard postamble.
Pass criteria	— <i>uINH1</i> of all observed nodes shall be in logical LOW state (<i>Sleep</i>) at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uINH1</i> of all observed nodes shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. the IUTs are in <i>BD_Standby</i> mode. — <i>uRxD</i> of all observed nodes shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uRxD</i> of all observed nodes shall be in logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> all observed nodes shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uRxEN</i> of all observed nodes shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of all observed nodes except node 24 after the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 100 μs after the beginning of the wakeup pattern). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of all observed nodes except node 24 after the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 200 μs after the beginning of the wakeup pattern). — The error signal shall be HIGH at the host interface of node 24 during the test execution.

Table 43 defines the test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to remote wakeup test case defined in Table 42.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 43 — Test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to remote wakeup

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.3 Operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (negative pulse)

Table 44 defines the test case for operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (negative pulse).

Table 44 — Test case for operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (negative pulse)

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to local wakeup (negative pulse)
Test purpose	This test checks the ability of the IUT to change from <i>BD_Sleep</i> mode to <i>BD_Standby</i> due to a local wakeup (LWU) event according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — neither the Functional class “Bus Driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus Driver internal voltage regulator” is implemented — the local wakeup is not implemented
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	Sleep preamble.
Test execution	a) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. b) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Apply a negative wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBDWakePulseFilter</i> in ISO 17458-4.

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to local wakeup (negative pulse)
Postamble	Standard postamble.
Pass criteria	— <i>uINH1</i> shall be in logical LOW state (<i>Sleep</i>) while the IUT of node 24 is in <i>BD_Sleep</i> mode, at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs after the beginning of the local wakeup event), <i>uINH1</i> shall be in logical HIGH state (<i>BD_Standby: Not_Sleep</i>). — <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (latest 100 μs + 500 μs after the falling edge of <i>uWAKE</i>), <i>uRxD</i> of node 24 shall be in logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs after the beginning of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of node 24 after the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs + 100 μs after the beginning of the local wakeup event). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of node 24 after the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs + 200 μs after the beginning of the local wakeup event).

Table 45 defines the test instances for Test case for operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (negative pulse) test case defined in Table 44.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 45 — Test instances for Test case for operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (negative pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.4 Operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (positive pulse)

Table 46 defines the test case for operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (positive pulse).

Table 46 — Test case for operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (positive pulse)

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to local wakeup (positive pulse)
Test purpose	This test checks the ability of the IUT to change from <i>BD_Sleep</i> mode to <i>BD_Standby</i> due to a local wakeup (LWU) event according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the local wakeup (positive pulse) is not implemented — neither the Functional class “Bus Driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus Driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Sleep preamble. — Set <i>uWAKE</i> to logical LOW before the IUT is set to <i>BD_Sleep</i>.
Test execution	a) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. b) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Apply a positive wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i>

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to local wakeup (positive pulse)
	according to <i>dBdWakePulseFilter</i> in ISO 17458-4.
Postamble	Standard postamble.
Pass criteria	— <i>uINH1</i> shall be in logical LOW state (<i>Sleep</i>) while the IUT of node 24 is in <i>BD_Sleep</i> mode, at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs after the beginning of the local wakeup event), <i>uINH1</i> shall be in logical HIGH state (<i>BD_Standby: Not_Sleep</i>). — <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs after the beginning of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs after the beginning of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of node 24 after the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs + 100 μs after the beginning of the local wakeup event). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of node 24 after the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs + 200 μs after the beginning of the local wakeup event).

Table 47 defines the test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (positive pulse) test case defined in Table 46.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 47 — Test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to local wakeup (positive pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.5 Operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to host command

Table 48 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to host command.

Table 48 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to host command

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Standby</i> due to host command
Test purpose	This test checks the ability of the IUT to change from <i>BD_ReceiveOnly</i> mode to <i>BD_Standby</i> due to host command according to ISO 17458-4 while no other stress condition is present. This test case is skipped if the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes except node 24. d) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes except node 24. e) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes except node 24. f) Stimulate the IUTs of all nodes except node 24 via the host interface to enter <i>BD_Standby</i>.

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Standby</i> due to host command
	g) Wait 100 μs (the IUTs shall change to <i>BD_Standby</i>). h) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	All observed nodes shall not receive the transmission of node 24, but they should detect the transmitted wakeup pattern and bus activity as remote wakeup event. Thus, <i>uRxD</i> and <i>uRxEN</i> should change from logical HIGH state to logical LOW state during the test execution. — <i>uRxD</i> of all observed nodes shall not contain more than one falling edge (remote wakeup detection), i.e. the observed nodes shall not receive the patterns applied to <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available INH1 signal <i>uINH1</i> of all observed nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of all observed nodes shall not contain more than one falling edge (remote wakeup detection).

Table 49 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to host command test case defined in Table 48.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 49 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.6 Operation mode change from *BD_Standby* to *BD_Standby* due to remote wakeup

Table 50 defines the test case for operation mode change from *BD_Standby* to *BD_Standby* due to remote wakeup.

Table 50 — Test case for operation mode change from *BD_Standby* to *BD_Standby* due to remote wakeup

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to remote wakeup
Test purpose	This test checks the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> due to a remote wakeup according to ISO 17458-4 while no other stress condition is present. This test case is skipped if the Functional class “Bus Driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes except node 24. d) Observe and acquire the error signal of the host interface (TP_Nx_ERRN or TP_Nx_INTN) of all nodes. e) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_Nx_INH1 of all nodes except node 24. f) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes except node 24. g) Stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one wakeup

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to remote wakeup
	pattern as described in 9.1.3.1.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all observed nodes shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uRxD</i> of all observed nodes shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of all observed nodes except node 24 after the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 100 μs after the beginning of the wakeup pattern). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of all observed nodes except node 24 after the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 200 μs after the beginning of the wakeup pattern). — The error signal shall be HIGH at the host interface of node 24 during the test execution. — In case of an available INH1 signal <i>uINH1</i> of all observed nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> all observed nodes shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uRxEN</i> of all observed nodes shall be in logical LOW state.

Table 51 defines the test instances for operation mode change from *BD_Standby* to *BD_Standby* due to remote wakeup test case defined in Table 50.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 51 — Test instances for operation mode change from *BD_Standby* to *BD_Standby* due to remote wakeup

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.7 Operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (negative pulse)

Table 52 defines the test case for operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (negative pulse).

Table 52 — Test case for operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (negative pulse)

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to local wakeup (negative pulse)
Test purpose	This test checks the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> due to a local wakeup event according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — neither the Functional class “Bus Driver voltage regulator control” nor the Functional class “Bus Driver internal voltage regulator” is implemented — the local wakeup is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	Standby preamble.
Test execution	a) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. b) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Apply a negative wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4.

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to local wakeup (negative pulse)
Postamble	Standard postamble.
Pass criteria	— In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs after the beginning of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of node 24 after the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs + 100 μs after the beginning of the local wakeup event). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of node 24 after the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs + 200 μs after the beginning of the local wakeup event). — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs after the beginning of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state.

Table 53 defines the test instances for operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (negative pulse) test case define in Table 52.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 53 — Test instances for operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (negative pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.8 Operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (positive pulse)

Table 54 defines the test case for operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (positive pulse).

Table 54 — Test case for operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (positive pulse)

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to local wakeup (positive pulse)
Test purpose	This test checks the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> due to a local wakeup event according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the local wakeup (positive pulse) is not implemented — neither the Functional class “Bus Driver voltage regulator control” nor the Functional class “Bus Driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standby preamble. — Set <i>uWAKE</i> to logical LOW before the IUT is set to <i>BD_Standby</i>.
Test execution	a) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. b) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Apply a positive wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i>

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to local wakeup (positive pulse)
	according to <i>dBdWakePulseFilter</i> in ISO 17458-4.
Postamble	Standard postamble.
Pass criteria	— In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs after the beginning of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of node 24 after the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs + 100 μs after the beginning of the local wakeup event). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of node 24 after the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs + 200 μs after the beginning of the local wakeup event). — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the beginning of the local wakeup event and 100 μs + 500 μs after the beginning of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state.

Table 55 defines the test instances for operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (positive pulse) test case defined in Table 54.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 55 — Test instances for operation mode change from *BD_Standby* to *BD_Standby* due to local wakeup (positive pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.9 Insufficient local wakeup (negative pulse)

Table 56 defines the test case for insufficient local wakeup (negative pulse).

Table 56 — Test case for insufficient local wakeup (negative pulse)

Name	Insufficient local wakeup (negative pulse)
Test purpose	This test checks the ability of the IUT to reject spikes on the WAKE pin and to stay in <i>BD_Standby</i> mode if the negative wake pulse width is insufficient according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — neither the Functional class “Bus Driver voltage regulator control” nor the Functional class “Bus Driver internal voltage regulator” is implemented — the local wakeup is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	Standby preamble.
Test execution	a) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. b) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Apply a negative wakeup pulse of 1 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4.
Postamble	Standard postamble.

Name	Insufficient local wakeup (negative pulse)
Pass criteria	Due to $dBDWakeupReaction_{local}$ the observed signals shall be observed and acquired for at least $100\ \mu s + 200\ \mu s$ after the wakeup pulse has been applied. — In case of an available INH1 signal $uINH1$ of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — $uRxD$ of node 24 shall be in logical HIGH state during the test execution. — The error signal shall be HIGH at the host interface of node 24 after the wakeup event is sent. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution.

Table 57 defines the test instances for insufficient local wakeup (negative pulse) test case defined in Table 56.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 57 — Test instances for insufficient local wakeup (negative pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0\ V$ (if V_{CC} impl.) $V_{BAT} = 5,5\ V$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.10 Insufficient local wakeup (positive pulse)

Table 58 defines the test case for insufficient local wakeup (positive pulse).

Table 58 — Test case for insufficient local wakeup (positive pulse)

Name	Insufficient local wakeup (positive pulse)
Test purpose	This test checks the ability of the IUT to reject spikes on the WAKE pin and to stay in <i>BD_Standby</i> mode if the positive wake pulse width is insufficient according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — neither the Functional class “Bus Driver voltage regulator control” nor the Functional class “Bus Driver internal voltage regulator” is implemented — the local wakeup (positive pulse) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	Standby preamble.
Test execution	a) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. b) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Apply a positive wakeup pulse of 1 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4.
Postamble	Standard postamble.

Name	Insufficient local wakeup (positive pulse)
Pass criteria	Due to $dBdWakeupReaction_{local}$ the observed signals shall be observed and acquired for at least $100\ \mu s + 200\ \mu s$ after the wakeup pulse has been applied. — In case of an available INH1 signal $uINH1$ of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — $uRxD$ of node 24 shall be in logical HIGH state during the test execution. — The error signal shall be HIGH at the host interface of node 24 after the wakeup event is sent. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution.

Table 59 defines the test instances for insufficient local wakeup (positive pulse) test case defined in Table 58.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 59 — Test instances for insufficient local wakeup (positive pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0\ V$ (if V_{CC} impl.) $V_{BAT} = 5,5\ V$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.11 Operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC}

Table 60 defines the test case for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC} .

Table 60 — Test case for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC}

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Standby</i> due to undervoltage of V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_Normal</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{CC} according to ISO 17458-4 while V_{BAT} is implemented and no other stress condition is present. In case of a missing V_{BAT} supply input, see test case 9.3.14.1 and skip this test case. This test case is skipped if — the Functional class “Bus Driver voltage regulator control” is not implemented — the Functional class “Bus Driver logic level adaptation” is not implemented — a V_{CC} supply input is not available.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. d) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. e) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. g) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. h) Observe and acquire the error signal of the host interface (TP_N24_ERRN or

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Standby</i> due to undervoltage of V_{CC}
	<i>TP_N24_INTN</i>) of node 24. i) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. j) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. k) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. l) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. m) Wait 5,0 μs. n) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDT_{Idle}</i>).

Table 61 defines the test instances for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC} test case defined in Table 60.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 61 — Test instances for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.12 Operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{IO}

Table 62 defines the test case for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{IO} .

Table 62 — Test case for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{IO}

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Standby</i> due to undervoltage of V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_Normal</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{IO} according to ISO 17458-4 while no other stress condition is present. If the <i>BD_Sleep</i> mode is implemented, see test case 9.3.7.4 and following and skip this test case. This test case is skipped if — the Functional class “Bus Driver voltage regulator control” or the subgroup BDCControl within the Functional class “Bus Driver internal voltage regulator” is implemented — the Functional class “Bus Driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. d) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. e) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. g) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. h) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Standby</i> due to undervoltage of V_{IO}
	<i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. i) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. j) Wait 5,0 μs. k) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 63 defines the test instances for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{IO} test case defined in Table 62.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 63 — Test instances for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_IVR without BDCControl
Configuration	Power supply	—	—	$V_{BAT} = 5,5$ V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.13 Operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC}

Table 64 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC} .

Table 64 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC}

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Standby</i> due to undervoltage of V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_ReceiveOnly</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{CC} according to ISO 17458-4 while V_{BAT} is implemented and no other stress condition is present. In case of a missing V_{BAT} supply input, see test case 9.3.12.1 and skip this test case. This test case is skipped if — the Functional class “Bus Driver voltage regulator control” is not implemented — the Functional class “Bus Driver logic level adaptation” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — a V_{CC} supply input is not available.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 23 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. d) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. e) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. g) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Standby</i> due to undervoltage of V_{CC}
	node 24. h) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. i) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. j) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. k) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. l) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. m) Wait 5,0 μs. n) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution. — in case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>).

Table 65 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC} test case defined in Table 64.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 65 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.14 Operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{IO}

Table 66 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{IO} .

Table 66 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{IO}

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Standby</i> due to undervoltage of V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_ReceiveOnly</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{IO} according to ISO 17458-4 while no other stress condition is present. If the <i>BD_Sleep</i> mode is implemented, see test case 9.3.7.5 and following and skip this test case. This test case is skipped if — the Functional class “Bus Driver voltage regulator control” or the subgroup <i>BDControl</i> within the Functional class “Bus Driver internal voltage regulator” is implemented — the Functional class “Bus Driver logic level adaptation” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	ReceiveOnly preamble. — Stimulate the IUT in node 23 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. d) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Standby</i> due to undervoltage of V_{IO}
	<i>TP_N24_INTN</i>) of node 24. g) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. h) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. i) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. j) Wait 5,0 μs. k) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 67 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{IO} test case defined in Table 66.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 67 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_IVR without BDCControl
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.15 Operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC}

Table 68 defines the test case for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC} .

Table 68 — Test case for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC}

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to undervoltage of V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{CC} according to ISO 17458-4 while V_{BAT} is implemented and no other stress condition is present. In case of a missing V_{BAT} supply input, see test case 9.3.12.1 and skip this test case. This test case is skipped if — the Functional class “Bus Driver voltage regulator control” is not implemented — the Functional class “Bus Driver logic level adaptation” is not implemented — a V_{CC} supply input is not available.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. d) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. e) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. g) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. h) Observe and acquire the error signal of the host interface (TP_N24_ERRN or

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to undervoltage of V_{CC}
	<i>TP_N24_INTN</i>) of node 24. i) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. j) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. k) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. l) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. m) Wait 5,0 μs. n) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — In case of an available ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state during the test execution. — In case of an available INTN signal <i>uINTN</i> of node 24 shall be in logical LOW state latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxidle</i>).

Table 69 defines the test instances for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC} test case defined in Table 68.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 69 — Test instances for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.16 Operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{IO}

Table 70 defines the test case for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{IO} .

Table 70 — Test case for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{IO}

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to undervoltage of V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{IO} according to ISO 17458-4 while no other stress condition is present. If the <i>BD_Sleep</i> mode is implemented, see test case 9.3.7.4 and following and skip this test case. This test case is skipped if — the Functional class “Bus Driver voltage regulator control” is implemented — the subgroup BDControl within the Functional class “Bus Driver internal voltage regulator” is implemented — the Functional class “Bus Driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	Standby preamble. — Stimulate the IUT in node 23 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. d) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to undervoltage of V_{IO}
	<i>TP_N24_INTN</i>) of node 24. g) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. h) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. i) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. j) Wait 5,0 μs. k) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 71 defines the test instances for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{IO} test case defined in Table 70.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 71 — Test instances for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_IVR without BDCControl
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.17 IUT enter *BD_Standby* (power on event)

Table 72 defines the test case for IUT enter *BD_Standby* (power on event).

Table 72 — Test case for IUT enter *BD_Standby* (power on event)

Name	IUT enter <i>BD_Standby</i> (power on event)
Test purpose	This test checks the behaviour and the ability of the IUT to enter <i>BD_Standby</i> in case of a power on event according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — In case of an available V_{IO} supply input: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Disable the outputs of the external power supplies of IUT in node 24. — If host interface option A is implemented: Switch STBN signal of node 24 and all available mode control signals (EN) to unconnected. This is to make the IUTs state independent from a host command. — If host interface option B is implemented: Do not send any host command to the IUT during the test execution.

Name	IUT enter <i>BD_Standby</i> (power on event)
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. d) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. g) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. h) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. i) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. j) Enable the power supplies of the IUT in node 24. k) After the maximal wakeup detection time of 100 μs, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. l) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. m) Wait 5,0 μs. n) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Power on wakeup detection timeout measurement requires a trigger event when voltages at the IUTs supply inputs have raised to sufficient values. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The error signal of the IUT of node 24 shall be in HIGH state latest 100 μs after the power on event, i.e. no wakeup indication shall be signaled via the host interface of node 24. — In case that SPI as host interface is implemented: The error signal of the IUT of node 24 shall be in HIGH state latest 200 μs after the power on event, i.e. no wakeup indication shall be signaled via the host interface of node 24. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected as wakeup event. — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window,

Name	IUT enter <i>BD_Standby</i> (power on event)
	beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state after the maximal detection time of 100 µs.

Table 73 defines the test instances for IUT enter *BD_Standby* (power on event) test case defined in Table 72.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 73 — Test instances for IUT enter *BD_Standby* (power on event)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	External V_{BAT} at $n24 = 5,5\text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.18 IUT remains in *BD_Standby* (RWU violation)

Table 74 defines the test case for IUT remains in *BD_Standby* (RWU violation).

Table 74 — Test case for IUT remains in *BD_Standby* (RWU violation)

Name	IUT remains in <i>BD_Standby</i> (RWU violation)
Test purpose	This test checks the ability of the IUT to ignore non suitable remote wakeup (RWU) patterns with shorted idle phase and to remain in <i>BD_Standby</i> mode according to ISO 17458-4 while no stress condition is present. This test case is skipped in case the Functional class "Bus Driver remote wakeup" is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0V. — In case that V_{IO} is implemented: V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. b) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. c) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_N24_INH1 of node 24. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. f) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by one non wakeup

Name	IUT remains in <i>BD_Standby</i> (RWU violation)
	short idle phase pattern as specified in 9.1.3.9.
Postamble	Standard postamble.
Pass criteria	The observation shall be at least 100 μs + 200 μs, because the IUT may wakeup within this time and signal this wakeup at the host interface. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution, i.e. node 24 shall remain in <i>BD_Standby</i>. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — The error signal shall be HIGH at the host interface of node 24 after the wakeup event is sent.

Table 75 defines the test instances for IUT remains in *BD_Standby* (RWU violation) test case defined in Table 74.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 75 — Test instances for IUT remains in *BD_Standby* (RWU violation)

Instance		1	2	3
Purpose	Purpose	IUT shall ignore non suitable remote wakeup patterns with shorted idle phase	IUT shall ignore non suitable remote wakeup patterns with shorted low phase	IUT shall ignore non suitable prolonged remote wakeup patterns
	Stress	—	—	—
	Precondition	—	—	—
Configuration	Power supply	—	—	—
	Ground shift	—	—	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	Stimulate the IUT in n23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one non wakeup short low phase pattern as specified in 9.1.3.10.	Stimulate the IUT in n23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one non wakeup prolonged pattern as specified in 9.1.3.11.
Pass criteria		—	—	—

9.3.5.19 RWU detection while undervoltage conditions

Table 76 defines the test case for RWU detection while undervoltage conditions.

Table 76 — Test case for RWU detection while undervoltage conditions

Name	RWU detection while undervoltage conditions
Test purpose	This test checks the ability of the IUT to detect a remote wakeup (RWU) when V_{CC} and V_{IO} are concurrently in undervoltage conditions according to ISO 17458-4. This test case is skipped if — the Functional class “Bus Driver voltage regulator control” is not implemented — the Functional class “Bus Driver logic level adaptation” is not implemented — the V_{CC} supply input is not available — the Functional class “Bus Driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: V_{CC} and V_{IO} in undervoltage condition. — Communication: node 23 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 via the host interface to enter <i>BD_Normal</i>. — Switch V_{CC} and V_{IO} of node 24 to external power supplies and set $uV_{CC}=V_{CCUndervoltage}$ and $uV_{IO}=V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. b) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. c) Observe and acquire $uINH1$ at TP_Nx_INH1 of all nodes except node 23. d) Observe and acquire the error signal of the host interface (TP_Nx_ERRN or

Name	RWU detection while undervoltage conditions
	<i>TP_Nx_INTN</i>) of all nodes. e) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern as described in 9.1.3.1.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of all observed nodes shall be in logical LOW state (<i>Sleep</i>) at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uINH1</i> of all observed nodes shall change to logical HIGH state (<i>Not_Sleep</i>), i.e. shall contain one rising edge indicating the change to <i>BD_Standby</i> mode. — No error shall be signalled via the host interface of node 23. — In case that hard wired signals as host interface are implemented: — The IUT of node 24 shall signal an error to the host during the test execution. — The error signal shall be LOW at the host interface of all observed nodes except nodes 23 and 24 after the wakeup is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 100 μs after the beginning of the wakeup pattern). — In case that SPI as host interface is implemented: — The IUT of node 24 shall signal an error to the host during the test execution — The error signal shall be LOW at the host interface of all observed nodes except nodes 23 and 24 after the wakeup is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 200 μs after the beginning of the wakeup pattern).

Table 77 defines the test instances for RWU detection while undervoltage conditions test case defined in Table 76.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 77 — Test instances for RWU detection while undervoltage conditions

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	External V_{BAT} at all nodes = +7,0 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.20 LWU detection (negative pulse) while undervoltage conditions

Table 78 defines the test case for LWU detection (negative pulse) while undervoltage conditions.

Table 78 — Test case for LWU detection (negative pulse) while undervoltage conditions

Name	LWU detection (negative pulse) while undervoltage conditions
Test purpose	This test checks the ability of the IUT to detect a negative local wakeup (LWU) pulse when V_{CC} and V_{IO} concurrently in undervoltage conditions according to ISO 17458-4. This test case is skipped if — the Functional class “Bus Driver voltage regulator control” is not implemented — the Functional class “Bus Driver logic level adaptation” is not implemented — the V_{CC} supply input is not available — the local wakeup is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: V_{CC} and V_{IO} in undervoltage condition. — Communication: none.
Preamble (setup state)	— Sleep preamble. — Switch V_{CC} and V_{IO} of node 24 to external power supplies and set $uV_{CC}=V_{CCUndervoltage}$ and $uV_{IO}=V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uWAKE$ at TP_N24_WAKE of node 24. b) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Apply a negative wakeup pulse of 500 μs to the IUT in node 24 at TP_N24_WAKE according to $dBdWakePulseFilter$ in ISO 17458-4.
Postamble	Standard postamble.

Name	LWU detection (negative pulse) while undervoltage conditions
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> shall be in logical LOW state (<i>Sleep</i>) while the IUT of node 24 is in <i>BD_Sleep</i> mode, at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uINH1</i> shall change to logical HIGH state (<i>BD_Standby: Not_Sleep</i>), i.e. shall contain one rising edge indicating the change to <i>BD_Standby</i> mode. — The IUT of node 24 shall signal an error to the host during the test execution.

Table 79 defines the test instances for LWU detection (negative pulse) while undervoltage conditions test case defined in Table 78.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 79 — Test instances for LWU detection (negative pulse) while undervoltage conditions

Instance		1	2	3
Purpose	Stress	—	Ground shift	Low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	External V_{BAT} at N24 = +7,0 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.21 LWU detection (positive pulse) while undervoltage conditions

Table 80 defines the test case for LWU detection (positive pulse) while undervoltage conditions.

Table 80 — Test case for LWU detection (positive pulse) while undervoltage conditions

Name	LWU detection (positive pulse) while undervoltage conditions
Test purpose	This test checks the ability of the IUT to detect a positive local wakeup (LWU) pulse when V_{CC} and V_{IO} concurrently in undervoltage conditions according to ISO 17458-4. This test case is skipped if — the Functional class “Bus Driver voltage regulator control” is not implemented — the Functional class “Bus Driver logic level adaptation” is not implemented — a the V_{CC} input is not available — the local wakeup (positive pulse) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: V_{CC} and V_{IO} in undervoltage condition. — Communication: none.
Preamble (setup state)	— Sleep preamble. — Switch V_{CC} and V_{IO} of node 24 to external power supplies and set $uV_{CC}=V_{CCUndervoltage}$ and $uV_{IO}=V_{IOUndervoltage}$. — Wait 1 000 ms. — Set $uWAKE$ to logical LOW before the IUT is set to <i>BD_Sleep</i>.
Test execution	- Observe and acquire $uWAKE$ at <i>TP_N24_WAKE</i> of node 24. - Observe and acquire $uINH1$ at <i>TP_N24_INH1</i> of node 24. - Observe and acquire the error signal of the host interface <i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i> of node 24. - Apply a positive wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4.

Name	LWU detection (positive pulse) while undervoltage conditions
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> shall be in logical LOW state (<i>Sleep</i>) while the IUT of node 24 is in <i>BD_Sleep</i> mode, at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uINH1</i> shall change to logical HIGH state (<i>BD_Standby: Not_Sleep</i>), i.e. shall contain one rising edge indicating the change to <i>BD_Standby</i> mode. — The IUT of node 24 shall signal an error to the host during the test execution.

Table 81 defines the test instances for LWU detection (positive pulse) while undervoltage conditions test case defined in Table 80.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 81 — Test instances for LWU detection (positive pulse) while undervoltage conditions

Instance		1	2	3
Purpose	Stress	—	Ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	External V_{BAT} at N24 = +7,0 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.22 Operation mode change from *BD_Sleep* to *BD_Standby* due to alternative remote wakeup

Table 82 defines the test case for operation mode change from *BD_Sleep* to *BD_Standby* due to alternative remote wakeup.

Table 82 — Test case for operation mode change from *BD_Sleep* to *BD_Standby* due to alternative remote wakeup

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to alternative remote wakeup
Test purpose	This test checks the ability of the IUT to change from <i>BD_Sleep</i> mode to <i>BD_Standby</i> due to an alternative remote wakeup according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — neither the Functional class “Bus Driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus Driver internal voltage regulator” is implemented — the Functional class “Bus Driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes except node 24. d) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes except node 24. e) Observe and acquire the error signal of the host interface (<i>TP_Nx_ERRN</i> or <i>TP_Nx_INTN</i>) of all nodes. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes except node 24. g) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one alternative

Name	Operation mode change from BD_Sleep to BD_Standby due to alternative remote wakeup
	wakeup pattern as specified in 9.1.3.12.
Postamble	Standard postamble.
Pass criteria	— <i>uINH1</i> of all observed nodes shall be in logical LOW state (<i>Sleep</i>) at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uINH1</i> of all observed nodes shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. the IUTs are in <i>BD_Standby</i> mode. — <i>uRxD</i> of all observed nodes shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uRxD</i> of all observed nodes shall be in logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> of all observed nodes shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uRxEN</i> of all observed nodes shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of all observed nodes except node 24 after the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 100 μs after the beginning of the wakeup pattern). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of all observed nodes except node 24 after the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 200 μs after the beginning of the wakeup pattern). — The error signal shall be HIGH at the host interface of node 24 during the test execution.

Table 83 defines the Test instances for operation mode change from BD_Sleep to BD_Standby due to alternative remote wakeup test case defined in Table 82.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 83 — Test instances for operation mode change from BD_Sleep to BD_Standby due to alternative remote wakeup

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.23 Operation mode change from *BD_Standby* to *BD_Standby* due to alternative remote wakeup

Table 84 defines the test case for operation mode change from *BD_Standby* to *BD_Standby* due to alternative remote wakeup.

Table 84 — Test case for operation mode change from *BD_Standby* to *BD_Standby* due to alternative remote wakeup

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to alternative remote wakeup
Test purpose	This test checks the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> due to an alternative remote wakeup according to ISO 17458-4 while no other stress condition is present. This test case is skipped if the Functional class “Bus Driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_Nx_INH1 of all nodes except node 24. d) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes except node 24. e) Observe and acquire the error signal of the host interface (TP_Nx_ERRN or TP_Nx_INTN) of all nodes. f) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes except node 24. g) Stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one alternative

Name	Operation mode change from BD_Standby to BD_Standby due to alternative remote wakeup
	wakeup pattern as specified in 9.1.3.12.
Postamble	Standard postamble.
Pass criteria	— In case of an available INH1 signal <i>uINH1</i> of all observed nodes shall be in logical HIGH state (<i>Not_Sleep</i>). — <i>uRxD</i> of all observed nodes shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uRxD</i> of all observed nodes shall be in logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> all observed nodes shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uRxEN</i> of all observed nodes shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of all observed nodes except node 24 after the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 100 μs after the beginning of the wakeup pattern). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of all observed nodes except node 24 after the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 200 μs after the beginning of the wakeup pattern). — The error signal shall be HIGH at the host interface of node 24 during the test execution.

Table 85 defines the test instances for operation mode change from BD_Standby to BD_Standby due to alternative remote wakeup test case defined in Table 84.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 85 — Test instances for operation mode change from *BD_Standby* to *BD_Standby* due to alternative remote wakeup

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.24 Operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)

Table 86 defines the Test case for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented).

Table 86 — Test case for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Standby</i> due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_Normal</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{CC} and V_{IO} according ISO 17458-4 while V_{BAT} is not implemented. This test case is skipped if — the V_{CC} power supply input is not implemented — the Functional class “Bus driver voltage regulator control” is implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 24 and node 23 b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 24 and node 23 c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. e) Observe and acquire $uRxD$ at TP_N24_RxD of node 24.

Name	Operation mode change from BD_Normal to BD_Standby due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)
	f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. h) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. i) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. j) Wait 5,0 μs. k) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by two 50/50 patterns. l) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — $uRxD$ of node 24 shall change to logical LOW state latest 1 000 ms after the undervoltage is applied. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state latest 1 000 ms after the undervoltage is applied. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 87 defines the Test instances for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented) test case defined in Table 86.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 87 — Test instances for operation mode change from *BD_Normal* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.5.25 Operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)

Table 88 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented).

Table 88 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Standby</i> due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_ReceiveOnly</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{CC} and V_{IO} according to ISO 17458-4 while V_{BAT} is not implemented. This test case is skipped if — the V_{CC} power supply input is not implemented — the operation mode <i>BD_ReceiveOnly</i> is not implemented — the Functional class “Bus driver voltage regulator control” is implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 24 to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire u_{TxD} at TP_Nx_TxD of node 24 and node 23. b) Observe and acquire u_{TxEN} at TP_Nx_TxEN of node 24 and node 23. c) Observe and acquire u_{Bus} at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24.

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Standby</i> due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)
	e) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. h) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. i) After the detection of the undervoltage condition at V_{CC} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. k) Wait 5,0 μs. l) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	— Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — $uRxD$ of node 24 shall change to logical LOW state latest 1 000 ms after the undervoltage is applied. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state latest 1 000 ms after the undervoltage is applied. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 89 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented) test case defined in Table 88.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 89 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.5.26 Operation mode change from *BD_Sleep* to *BD_Standby* due to host command

Table 90 defines the test case for operation mode change from *BD_Sleep* to *BD_Standby* due to host command.

Table 90 — Test case for operation mode change from *BD_Sleep* to *BD_Standby* due to host command

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to host command
Test purpose	This test checks the ability of the IUT to change from <i>BD_Sleep</i> mode to <i>BD_Standby</i> due to host command according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus Driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus Driver internal voltage regulator” is implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 via the host interface to enter <i>BD_Normal</i>. — Wait 100 μs.
Test execution	The observation shall start 100 μs (<i>dBDModeChange_{SPI}</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. d) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2.

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to host command
	f) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes. i) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. j) Wait 100 µs (the IUT shall change to <i>BD_Standby</i>). k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. l) Trigger the scope to start the observation synchronously with the stimulation at node 24. m) Wait until end of the scope observation window, i.e. 5,0 µs. n) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	— <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of TxEN of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>). — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — <i>uINH1</i> of all nodes except node 24 and node 23 shall be in logical LOW state (<i>Not_Sleep</i>) during the test execution. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the observation window.

Table 91 defines the test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to host command test case defined in Table 90.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 91 — Test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.27 Operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)

Table 92 defines the test case for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented).

Table 92 — Test case for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{CC} and V_{IO} according to ISO 17458-4 while V_{BAT} is not implemented. This test case is skipped if - the V_{CC} power supply input is not implemented — the Functional class “Bus driver voltage regulator control” is implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{CC} power supply of all nodes: +5,0V. — External V_{CC} power supply of the IUT in node 24: +5,0V. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 to enter <i>BD_Standby</i>.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 24 and node 23 b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 24 and node 23 c) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)
	node 24. g) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. h) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. i) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. k) Wait 5,0 μs. l) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000ms + 200 μs after the undervoltage is applied. — Latest 1 000ms after the undervoltage is applied $uRxD$ of node 24 shall change to logical LOW state. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state latest 1 000 ms after the undervoltage is applied. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 93 defines the test instances for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented) test case defined in Table 92.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 93 — Test instances for operation mode change from *BD_Standby* to *BD_Standby* due to undervoltage of V_{CC} and V_{IO} (V_{BAT} not implemented)

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.5.28 Operation mode change from *BD_Sleep* to *BD_Standby* due to wakeup frame

Table 94 defines the test case for operation mode change from *BD_Sleep* to *BD_Standby* due to wakeup frame.

Table 94 — Test case for operation mode change from *BD_Sleep* to *BD_Standby* due to wakeup frame

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to wakeup frame
Test purpose	This test checks the ability of the IUT to change from <i>BD_Sleep</i> mode to <i>BD_Standby</i> due to a wakeup frame according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uINH1$ at TP_Nx_INH1 of all nodes except node 24. d) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes except node 24. e) Observe and acquire the error signal of the host interface (TP_Nx_ERRN or TP_Nx_INTN) of all nodes. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes except node 24. g) Stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one wakeup frame

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to wakeup frame
	containing the payload as specified in 9.1.3.13.
Postamble	Standard postamble.
Pass criteria	— <i>uINH1</i> of all observed nodes shall be in logical LOW state (<i>Sleep</i>) before the negative edge on <i>TP_N24_TxEN</i>, i.e. all observed nodes shall be in <i>BD_Sleep</i> mode initially. Then, latest 100 μs after the positive edge on <i>TP_N24_TxEN</i>, <i>uINH1</i> of all observed nodes shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. the IUTs are in <i>BD_Standby</i> mode. — <i>uRxD</i> of all observed nodes shall be in logical HIGH state before the negative edge on <i>TP_N24_TxEN</i>. Then, latest 100 μs after the positive edge on <i>TP_N24_TxEN</i>, <i>uRxD</i> of all observed nodes shall be in logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> of all observed nodes shall be in logical HIGH state before the negative edge on <i>TP_N24_TxEN</i>. Then, latest 100 μs after the positive edge on <i>TP_N24_TxEN</i>, <i>uRxEN</i> of all observed nodes shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal of all observed nodes except node 24 shall be in logical HIGH state before the negative edge on <i>TP_N24_TxEN</i>. Then, latest 100 μs + 100 μs after the positive edge on <i>TP_N24_TxEN</i>, the error signal of all observed nodes shall be in logical LOW state. — In case that SPI as host interface is implemented: The error signal of all observed nodes except node 24 shall be in logical HIGH state before the negative edge on <i>TP_N24_TxEN</i>. Then, latest 100 μs + 200 μs after the positive edge on <i>TP_N24_TxEN</i>, the error signal of all observed nodes shall be in logical LOW state. — The error signal shall be HIGH at the host interface of node 24 during the test execution.

Table 95 defines the test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to wakeup frame test case defined in Table 94.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 95 — Test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to wakeup frame

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.29 Operation mode change from *BD_Standby* to *BD_Standby* due to wakeup frame

Table 96 defines the test case for operation mode change from *BD_Standby* to *BD_Standby* due to wakeup frame.

Table 96 — Test case for operation mode change from *BD_Standby* to *BD_Standby* due to wakeup frame

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to wakeup frame
Test purpose	This test checks the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> due to a remote wakeup according to ISO 17458-4 while no other stress condition is present. This test case is skipped if the Functional class “Bus driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes except node 24. d) Observe and acquire the error signal of the host interface (TP_Nx_ERRN or TP_Nx_INTN) of all nodes. e) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_Nx_INH1 of all nodes except node 24. f) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes except node 24. g) Stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one wakeup frame

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to wakeup frame
	containing the payload as specified in 9.1.3.13.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all observed nodes shall be in logical HIGH state before the negative edge on <i>TP_N24_TxEN</i>. Then, latest 100 μs after the positive edge on <i>TP_N24_TxEN</i>, <i>uRxD</i> of all observed nodes shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal of all observed nodes except node 24 shall be in logical HIGH state before the negative edge on <i>TP_N24_TxEN</i>. Then, latest 100 μs + 100 μs after the positive edge on <i>TP_N24_TxEN</i>, the error signal of all observed nodes shall be in logical LOW state. — In case that SPI as host interface is implemented: The error signal of all observed nodes except node 24 shall be in logical HIGH state before the negative edge on <i>TP_N24_TxEN</i>. Then, latest 100 μs + 200 μs after the positive edge on <i>TP_N24_TxEN</i>, the error signal of all observed nodes shall be in logical LOW state. — The error signal shall be HIGH at the host interface of node 24 during the test execution. — In case of an available INH1 signal <i>uINH1</i> of all observed nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of all observed nodes shall be in logical HIGH state before the negative edge on <i>TP_N24_TxEN</i>. Then, latest 100 μs after the positive edge on <i>TP_N24_TxEN</i>, <i>uRxEN</i> of all observed nodes shall be in logical LOW state.

Table 97 defines the test instances for operation mode change from *BD_Standby* to *BD_Standby* due to wakeup frame test case defined in Table 96.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 97 — Test instances for operation mode change from *BD_Standby* to *BD_Standby* due to wakeup frame

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.30 Operation mode change from *BD_Sleep* to *BD_Standby* due to shorted remote wakeup

Table 98 defines the test case for operation mode change from *BD_Sleep* to *BD_Standby* due to shorted remote wakeup.

Table 98 — Test case for operation mode change from *BD_Sleep* to *BD_Standby* due to shorted remote wakeup

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to shorted remote wakeup
Test purpose	This test checks the ability of the IUT to change from <i>BD_Sleep</i> mode to <i>BD_Standby</i> due to a shorted remote wakeup according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uINH1</i> at <i>TP_N23_INH1</i> of node 23. d) Observe and acquire <i>uRxD</i> at <i>TP_N23_RxD</i> of node 23. e) Observe and acquire the error signal of the host interface (<i>TP_Nx_ERRN</i> or <i>TP_Nx_INTN</i>) of node 23 and node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N23_RxEN</i> of node 23.

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Standby</i> due to shorted remote wakeup
	g) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one shorted wakeup pattern as specified in 9.1.3.14.
Postamble	Standard postamble.
Pass criteria	— <i>uINH1</i> of node 23 shall be in logical LOW state (<i>Sleep</i>) at least until 13,3 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup is detected (between 13,3 μs after the beginning of the wakeup pattern and 116,3 μs after the beginning of the wakeup pattern), <i>uINH1</i> of node 23 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. the IUT is in <i>BD_Standby</i> mode. — <i>uRxD</i> of node 23 shall be in logical HIGH state at least until 13,3 μs after the first falling edge of <i>uTxEN</i> of node 24. After the wakeup is detected (between 13,3 μs after the beginning of the wakeup pattern and 116,3 μs after the beginning of the wakeup pattern), <i>uRxD</i> of node 23 shall be in logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> all node 23 shall be in logical HIGH state at least until 13,3 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup is detected (between 13,3 μs after the beginning of the wakeup pattern and 116,3 μs after the beginning of the wakeup pattern), <i>uRxEN</i> of all node 23 shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of node 23 after the wakeup is detected (between 13,3 μs after the beginning of the wakeup pattern and 116,3 μs + 100 μs after the beginning of the wakeup pattern). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of node 23 after the wakeup is detected (between 13,3 μs after the beginning of the wakeup pattern and 116,3 μs + 200 μs after the beginning of the wakeup pattern). — The error signal shall be HIGH at the host interface of node 24 during the test execution.

Table 99 defines the test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to shorted remote wakeup test case defined in Table 98.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 99 — Test instances for operation mode change from *BD_Sleep* to *BD_Standby* due to shorted remote wakeup

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.5.31 Operation mode change from *BD_Standby* to *BD_Standby* due to shorted remote wakeup

Table 100 defines the test case for operation mode change from *BD_Standby* to *BD_Standby* due to shorted remote wakeup.

Table 100 — Test case for operation mode change from *BD_Standby* to *BD_Standby* due to shorted remote wakeup

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to shorted remote wakeup
Test purpose	This test checks the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> due to a shorted remote wakeup according to ISO 17458-4 while no other stress condition is present. This test case is skipped if the Functional class “Bus driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_N23_RxD</i> of node 23. d) Observe and acquire the error signal of the host interface (<i>TP_Nx_ERRN</i> or <i>TP_Nx_INTN</i>) of node 23 and node 24. e) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N23_INH1</i> of node 23. f) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_N23_RxEN</i> of node 23. g) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one shorted wakeup pattern as specified in 9.1.3.14.

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Standby</i> due to shorted remote wakeup
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 23 shall be in logical HIGH state at least until 13,3 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup is detected (between 13,3 μs after the beginning of the wakeup pattern and 116,3 μs after the beginning of the wakeup pattern), <i>uRxD</i> of node 23 shall be in logical LOW state. — In case that hard wired signals as host interface are implemented: The error signal shall be LOW at the host interface of node 23 after the wakeup is detected (between 13,3 μs after the beginning of the wakeup pattern and 116,3 μs + 100 μs after the beginning of the wakeup pattern). — In case that SPI as host interface is implemented: The error signal shall be LOW at the host interface of node 23 after the wakeup is detected (between 13,3 μs after the beginning of the wakeup pattern and 116,3 μs + 200 μs after the beginning of the wakeup pattern). — The error signal shall be HIGH at the host interface of node 24 during the test execution. — In case of an available INH1 signal <i>uINH1</i> of node 23 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 23 shall be in logical HIGH state at least until 13,3 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup is detected (between 13,3 μs after the beginning of the wakeup pattern and 116,3 μs after the beginning of the wakeup pattern), <i>uRxEN</i> of node 23 shall be in logical LOW state.

Table 101 defines the test instances for operation mode change from *BD_Standby* to *BD_Standby* due to shorted remote wakeup test case defined in Table 100.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 101 — Test instances for operation mode change from *BD_Standby* to *BD_Standby* due to shorted remote wakeup

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.6 Mode.Bus Driver.Normal

9.3.6.1 Operation mode change from *BD_Standby* to *BD_Normal* due to host command

Table 102 defines the test case for operation mode change from *BD_Standby* to *BD_Normal* due to host command.

Table 102 — Test case for operation mode change from *BD_Standby* to *BD_Normal* due to host command

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Normal</i> due to host command
Test purpose	This test checks the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Normal</i> due to host command according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test).
Preamble (setup state)	Standby preamble.
Test execution	The observation shall start 100µs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of all nodes. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of all nodes. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. d) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes. e) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. f) Stimulate the IUTs in all nodes via the host interface to enter <i>BD_Normal</i>. g) Wait 100µs for the IUT to enter <i>BD_Normal</i>. h) Stimulate the IUT in the first transmitting node according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern.

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Normal</i> due to host command
	i) Stimulate the IUTs of the transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes shall contain all 50/50 patterns transmitted at <i>uTxD</i> and <i>uTxEN</i> of all nodes, i.e. all transmitted data shall be received by all nodes (loopback functionality). — In case of an available <i>INH1</i> signal <i>uINH1</i> of all nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of all nodes shall be in logical HIGH state before the first node according to the sequence described on matrix A is stimulated (falling edge of <i>uTxD</i> and <i>uTxEN</i>) and shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received patterns.

Table 103 defines the test instances for operation mode change from *BD_Standby* to *BD_Normal* due to host command test case defined in Table 102.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 103 — Test instances for operation mode change from *BD_Standby* to *BD_Normal* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.6.2 Operation mode change from *BD_Sleep* to *BD_Normal* due to host command

Table 104 defines the test case for operation mode change from *BD_Sleep* to *BD_Normal* due to host command.

Table 104 — Test case for operation mode change from *BD_Sleep* to *BD_Normal* due to host command

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Normal</i> due to host command
Test purpose	This test checks the ability of the IUT to change its mode from <i>BD_Sleep</i> to <i>BD_Normal</i> due to host command according to ISO 17458-4 while no stress condition is present. This test case is skipped if neither the Functional class "Bus driver voltage regulator control" nor the subgroup <i>BDCtrl</i> within the Functional class "Bus driver internal voltage regulator" is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 and node 1 as transmitter.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uTxD</i> at <i>TP_N1_TxD</i> of node 1. d) Observe and acquire <i>uTxEN</i> at <i>TP_N1_TxEN</i> of node 1. e) Observe and acquire <i>uSTBN</i> or <i>uSCSN</i> at <i>TP_N24_STBN</i> or <i>TP_N24_SCSN</i> of node 24. f) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes.

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_Normal</i> due to host command
	i) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i> . j) Wait 100 µs for the IUT to enter <i>BD_Normal</i> . k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. l) Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state before this node is stimulated to transmit, i.e. until the first falling edge of <i>uTxD</i> and <i>uTxEN</i> of node 24. — <i>uRxD</i> of all nodes shall contain all 50/50 patterns transmitted at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> of node 24 and node 1, i.e. all transmitted data shall be received by all nodes (loopback functionality). — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state before this node is stimulated to transmit, i.e. until the first falling edge of <i>uTxD</i> and <i>uTxEN</i> of node 24. Then, <i>uRxEN</i> of node 24 shall be in logical LOW state while <i>uRxD</i> of node 24 signals the received patterns.

Table 105 defines the test instances for operation mode change from *BD_Sleep* to *BD_Normal* due to host command test case defined in Table 104.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 105 — Test instances for operation mode change from *BD_Sleep* to *BD_Normal* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.6.3 Operation mode change from *BD_ReceiveOnly* to *BD_Normal* due to host command

Table 106 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Normal* due to host command.

Table 106 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Normal* due to host command

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Normal</i> due to host command
Test purpose	This test checks the ability of the IUT to change from <i>BD_ReceiveOnly</i> mode to <i>BD_Normal</i> due to host command according to ISO 17458-4 while no stress condition is present. This test case is skipped if the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test).
Preamble (setup state)	ReceiveOnly preamble.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of all nodes. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of all nodes. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. d) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes. e) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. f) Stimulate the IUTs in all nodes via the host interface to enter <i>BD_Normal</i>. g) Wait 100 μs for the IUT to enter <i>BD_Normal</i>. h) Stimulate the IUT in the first transmitting node according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern.

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Normal</i> due to host command
	i) Stimulate the IUTs in the transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes shall contain all 50/50 patterns transmitted at <i>uTxD</i> and <i>uTxEN</i> of all nodes, i.e. all transmitted data shall be received by all nodes (loopback functionality). — In case of an available <i>INH1</i> signal <i>uINH1</i> of all nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of all nodes shall be in logical HIGH state before the first node according to the sequence described on matrix A is stimulated (falling edge of <i>uTxD</i> and <i>uTxEN</i>) and shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received patterns.

Table 107 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Normal* due to host command test case defined in Table 106.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 107 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Normal* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	<i>BD_VRC</i> or <i>BD_IVR</i> implemented
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7 Mode.Bus Driver.Low Power.Sleep

9.3.7.1 Operation mode change from *BD_Normal* to *BD_Sleep* due to host command

Table 108 defines the test case for operation mode change from *BD_Normal* to *BD_Sleep* due to host command.

Table 108 — Test case for operation mode change from *BD_Normal* to *BD_Sleep* due to host command

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to host command
Test purpose	This test checks the ability of the IUT to change from <i>BD_Normal</i> mode to <i>BD_Sleep</i> due to host command according to ISO 17458-4 while no stress condition is present. This test case is skipped if neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDCControl within the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	Standard preamble.
Test execution	a) The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. b) Observe and acquire <i>uSTBN</i> or <i>uSCSN</i> at <i>TP_Nx_STBN</i> or <i>TP_Nx_SCSN</i> of all nodes. c) Observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes. d) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Stimulate the IUTs in all nodes via the host interface to enter <i>BD_Sleep</i>. g) Wait 100 μs for the IUTs to enter <i>BD_Sleep</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uINH1</i> shall be in logical LOW state (<i>Sleep</i>) during the observation window.

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to host command
	— <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution. — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 109 defines the test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to host command test case defined in Table 108.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 109 — Test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.2 Operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT}

Table 110 defines the test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} .

Table 110 — Test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT}

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Normal</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT} according to ISO 17458-4 while V_{CC} is implemented and no other stress condition is present. In case of a missing V_{CC} supply input, see test case 9.3.11.1 and skip this test case. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} and V_{CC} supplies: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT}
	the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. i) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. j) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution. — In case that hard wired signals as host interface are implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$). — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 111 defines the test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} test case defined in Table 110.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 111 — Test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.3 Operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT}

Table 112 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} .

Table 112 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT}

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT} according to ISO 17458-4 while V_{CC} is implemented and no other stress condition is present. In case of a missing V_{CC} supply input, see test case 9.3.11.1 and skip this test case. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} and V_{CC} supplies: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	ReceiveOnly preamble.
Test execution	INH1 is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5V. a) Observe and acquire $uTxD$ at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire $uTxEN$ at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire $uBus$ at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at <i>TP_N24_RxD</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT}
	<i>TP_N24_INTN</i>) of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. i) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. j) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>). — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 113 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} test case defined in Table 112.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 113 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.4 Operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{IO}

Table 114 defines the test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{IO} .

Table 114 — Test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{IO}

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Normal</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{IO} according to ISO 17458-4 while no other stress condition is present. If the <i>BD_Sleep</i> mode is not implemented, see test case 9.3.5.12 (the IUT shall then change to <i>BD_Standby</i>) and following and skip this test case. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented. — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24 c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. f) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$.

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{IO}
	g) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) not later than 1 000 ms after undervoltage is present. — In case that hard wired signals as host interface are implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>).

Table 115 defines the test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{IO} test case defined in Table 114.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 115 — Test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.5 Operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{IO}

Table 116 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{IO} .

Table 116 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{IO}

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{IO} according to ISO 17458-4 while no other stress condition is present. If the <i>BD_Sleep</i> mode is not implemented, see test case 9.3.7.13 and following and skip this test case. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	ReceiveOnly preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{IO}
	<i>TP_N24_INTN</i>) of node 24. f) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. g) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) not later than 1 000 ms after undervoltage is present. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>).

Table 117 — Test instances for

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.6 Operation mode change from *BD_Standby* to *BD_Sleep* due to host command

Table 118 defines the test case for operation mode change from *BD_Standby* to *BD_Sleep* due to host command.

Table 118 — Test case for operation mode change from *BD_Standby* to *BD_Sleep* due to host command

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to host command
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{IO} according to ISO 17458-4 while no other stress condition is present. If the <i>BD_Sleep</i> mode is not implemented, see 9.3.7.13 and following and skip this test case. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	ReceiveOnly preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to host command
	<i>TP_N24_INTN</i>) of node 24. f) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. g) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) not later than 1 000 ms after undervoltage is present. — In case that hard wired signals as host interface are implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 µs after the undervoltage is applied. — In case that SPI as host interface is implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 µs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>).

Table 119 defines the test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to host command test case defined in Table 118.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 119 — Test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.7 Operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT}

Table 120 defines the test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} .

Table 120 — Test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT}

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Standby</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT} according to ISO 17458-4 while V_{CC} is implemented and no other stress condition is present. In case of a missing V_{CC} supply input, see test case 9.3.11.1 and skip this test case. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standby preamble.
Test execution	INH1 is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5 V. a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$.

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT}
	h) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. i) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. j) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — In case that hard wired signals as host interface are implemented: no error shall be signalled via the host interface of node 24, because the IUT is in a low power operation mode. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$). — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 121 defines the test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} test case defined in Table 120.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 121 — Test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.8 Operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{IO}

Table 122 defines the test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{IO} .

Table 122 — Test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{IO}

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Standby</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{IO} according to ISO 17458-4 while no other stress condition is present. If the <i>BD_Sleep</i> mode is not implemented, see test case 9.3.7.15 and following and skip this test case. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standby preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24.

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{IO}
	f) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. g) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) not later than 1 000 ms after undervoltage is present. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>).

Table 123 defines the test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{IO} test case define in Table 122.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 123 — Test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.9 Insufficient wakeup pulse (negative pulse)

Table 124 defines the test case for insufficient wakeup pulse (negative pulse).

Table 124 — Test case for insufficient wakeup pulse (negative pulse)

Name	Insufficient wakeup pulse (negative pulse)
Test purpose	This test checks the ability of the IUT to reject spikes on the WAKE pin and to stay in <i>BD_Sleep</i> mode if the negative wake-pulse width is insufficient according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the local wakeup is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	Sleep preamble.
Test execution	a) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. b) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Apply a negative wakeup pulse of 1 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4.
Postamble	Standard postamble.

Name	Insufficient wakeup pulse (negative pulse)
Pass criteria	Due to $dBDWakeupReaction_{local}$ the observed signals shall be observed and acquired for at least $100\ \mu s + 200\ \mu s$ after the wakeup pulse has been applied. — $uINH1$ shall be in logical LOW state (<i>Sleep</i>) during the test execution. — $uRxD$ of node 24 shall be in logical HIGH state during the test execution. — No error shall be signalled via the host interface of node 24, i.e. no wakeup was detected. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution.

Table 125 defines the test instances for insufficient wakeup pulse (negative pulse) test case defined in Table 124.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 125 — Test instances for insufficient wakeup pulse (negative pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0\ V$ (if V_{CC} impl.) $V_{BAT} = 5,5\ V$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.10 Insufficient wakeup pulse (positive pulse)

Table 126 defines the test case for insufficient wakeup pulse (positive pulse).

Table 126 — Test case for insufficient wakeup pulse (positive pulse)

Name	Insufficient wakeup pulse (positive pulse)
Test purpose	This test checks the ability of the IUT to reject spikes on the WAKE pin and to stay in <i>BD_Sleep</i> mode if the positive wake-pulse width is insufficient according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the local wakeup (positive pulse) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	Sleep preamble.
Test execution	a) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. b) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Apply a positive wakeup pulse of 1 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4.
Postamble	Standard postamble.

Name	Insufficient wakeup pulse (positive pulse)
Pass criteria	Due to $dBDWakeupReaction_{local}$ the observed signals shall be observed and acquired for at least $100\ \mu s + 200\ \mu s$ after the wakeup pulse has been applied. — $uINH1$ shall be in logical LOW state (<i>Sleep</i>) during the test execution. — $uRxD$ of node 24 shall be in logical HIGH state during the test execution. — The error signal shall be HIGH at the host interface of node 24 after the wakeup event has been applied. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution.

Table 127 defines the test instances for insufficient wakeup pulse (positive pulse) test case defined in Table 126.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 127 — Test instances for insufficient wakeup pulse (positive pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0\ V$ (if V_{CC} impl.) $V_{BAT} = 5,5\ V$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.11 IUT remains in *BD_Sleep* (RWU violation)

Table 128 defines the test case for IUT remains in *BD_Sleep* (RWU violation).

Table 128 — Test case for IUT remains in *BD_Sleep* (RWU violation)

Name	IUT remains in <i>BD_Sleep</i> (RWU violation)
Test purpose	This test checks the ability of the IUT to ignore non suitable remote wakeup patterns with shortened idle phase and to remain in <i>BD_Sleep</i> mode according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver remote wakeup” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. b) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. c) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by one non wakeup

Name	IUT remains in <i>BD_Sleep</i> (RWU violation)
	short idle phase pattern as specified in 9.1.3.8.
Postamble	Standard postamble.
Pass criteria	The observation shall be at least 100 μs + 200 μs, because the IUT may wake up within this time and signal this wakeup at the host interface. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution, i.e. node 24 shall remain in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — The error signal shall be HIGH at the host interface of node 24 after the wakeup event has been applied.

Table 129 defines the test instances for IUT remains in *BD_Sleep* (RWU violation) test case defined in Table 128.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 129 — Test instances for IUT remains in *BD_Sleep* (RWU violation)

Instance		1	2	3
Purpose	Purpose	IUT shall ignore non suitable remote wakeup patterns with shortened idle phase	IUT shall ignore non suitable remote wakeup patterns with shortened low phase	IUT shall ignore non suitable prolonged remote wakeup patterns
	Stress	—	—	—
	Precondition	—	—	—
Configuration	Power supply	—	—	—
	Ground shift	—	—	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one non wakeup short low phase pattern as specified in 9.1.3.9.	Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one non wakeup prolonged pattern as specified in 9.1.3.10.
Pass criteria		—	—	—

9.3.7.12 Operation mode change from *BD_Normal* to *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} & V_{IO}

Table 130 defines the test case for operation mode change from *BD_Normal* to *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} & V_{IO} .

Table 130 — Test case for operation mode change from *BD_Normal* to *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} & V_{IO}

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC} & V_{IO}
Test purpose	This test checks the ability of the IUT to change from <i>BD_Normal</i> to <i>BD_Standby</i> and then to <i>BD_Sleep</i> mode while first V_{CC} is in undervoltage condition and then V_{IO} is in undervoltage condition according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the V_{CC} supply input is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. b) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. c) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.4. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) f) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. Wait at least

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC} & V_{IO}
	1 000 ms. h) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. Synchronously with the configuration of the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one 10Bit Low pattern followed by one 10Bit High pattern followed by one 10Bit Low pattern. Repeat this sequence with a gap of 9,25 ms until the end of the scope observation window. The bit duration in this test case shall be $gdBit=25\ \mu s$, because the memory depth of the logic analyzer is much too small to acquire seconds with a 100 ns bit time. j) Trigger the scope to start the observation one second after the undervoltage at V_{CC}.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) before detecting the V_{IO} undervoltage, i.e. node 24 shall change from <i>BD_Normal</i> to <i>BD_Standby</i>. After detecting the V_{IO} undervoltage <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) until the end of the test execution, i.e. node 24 shall enter in <i>BD_Sleep</i>. — In case that hard wired signals as host interface are implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{CC}. — In case that SPI as host interface is implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{CC}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within idle range during the observation window, beginning one second after undervoltage in V_{CC}. The absolute bus voltage shall not exceed 30 mV (uBD_{Txidle}).

Table 131 defines the test instances for operation mode change from BD_Normal to BD_Standby to BD_Sleep due to undervoltage of V_{CC} & V_{IO} test case defined in Table 130.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 131 — Test instances for operation mode change from BD_Normal to BD_Standby to BD_Sleep due to undervoltage of V_{CC} & V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.13 IUT remains in *BD_Sleep* while EN is set to low

Table 132 defines the test case for IUT remains in *BD_Sleep* while EN is set to low.

Table 132 — Test case for IUT remains in *BD_Sleep* while EN is set to low

Name	Test case for IUT remains in <i>BD_Sleep</i> while EN is set to low
Test purpose	This test checks the ability of the IUT to remain <i>BD_Sleep</i> mode while EN is set to low by the host according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDCControl within the Functional class “Bus driver internal voltage regulator” is implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the host interface of node 24 to switch the IUT to <i>BD_Sleep</i>, i.e. the EN signal of node 24 shall be HIGH. — Wait 100 μs.
Test execution	The observation shall start 100 μs after the first host command is applied. a) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. b) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. c) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. d) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. f) Stimulate the host interface of node 24 to switch the IUT to <i>BD_Standby</i>, i.e. the STBN and EN signals of node 24 shall both be LOW.

Name	Test case for IUT remains in <i>BD_Sleep</i> while EN is set to low
	g) Wait 100 μ s.
Postamble	Standard postamble.
Pass criteria	— <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the whole test execution, i.e. the IUT shall not leave the <i>BD_Sleep</i> mode. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 133 defines the test instances for IUT remains in *BD_Sleep* while EN is set to low test case defined in Table 132.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 133 — Test instances for IUT remains in *BD_Sleep* while EN is set to low

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.14 IUT remains in *BD_Sleep* while UV of V_{CC}

Table 134 defines the test case for IUT remains in *BD_Sleep* while UV of V_{CC} .

Table 134 — Test case for IUT remains in *BD_Sleep* while UV of V_{CC}

Name	IUT remains in <i>BD_Sleep</i> while UV of V_{CC}
Test purpose	This test checks the ability of the IUT to remain in <i>BD_Sleep</i> mode while an undervoltage of V_{CC} is present according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that V_{IO} is implemented: V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_{Nx_TxD} of node 23 and 24. b) Observe and acquire $uTxEN$ at TP_{Nx_TxEN} of node 23 and 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. f) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. g) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and

Name	IUT remains in <i>BD_Sleep</i> while UV of V_{CC}
	<i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. k) Wait 5,0 μs. l) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that V_{IO} is not implemented: — <i>uRxD</i> of node 24 shall be in logical LOW state latest 1 000 ms after the undervoltage is applied. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state latest 1 000 ms after the undervoltage is applied. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — In case that V_{IO} is implemented: — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution, i.e. the ongoing pattern shall not be detected as wakeup event. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution, i.e. bus activity shall not be detected. — In case that hard wired signals as host interface are implemented: No error shall be signalled by the IUT of node 24 after the undervoltage is applied because in a low power mode no undervoltage detection is required. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>).

Table 135 defines the test instances for IUT remains in *BD_Sleep* while UV of V_{CC} test case defined in Table 134.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 135 — Test instances for IUT remains in *BD_Sleep* while UV of V_{CC}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.15 Operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO}

Table 136 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO} .

Table 136 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO}

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{CC} and V_{IO} according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	ReceiveOnly preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC} and V_{IO}
	node 24. g) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. j) After the detection of the undervoltage condition at V_{CC} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. l) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) not later than 1 000 ms after undervoltage at V_{IO} is present. — <i>uRxD</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>).

Table 137 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO} test case defined in Table 136.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 137 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.16 IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{CC}

Table 138 defines the test case for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{CC} .

Table 138 — Test case for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{CC}

Name	Test case for IUT remains in <i>BD_Sleep</i> while undervoltage of V_{BAT} and V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to remain in <i>BD_Sleep</i> mode in case of an undervoltage on V_{BAT} and V_{CC} according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Sleep preamble
Test execution	NOTE $INH1$ is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5 V. a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. f) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24.

Name	Test case for IUT remains in <i>BD_Sleep</i> while undervoltage of V_{BAT} and V_{CC}
	g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) After the detection of the undervoltage condition at V_{CC} and V_{BAT} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. k) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$ and V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that V_{IO} is not implemented: — <i>uRxD</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — In case that V_{IO} is implemented: — <i>uRxD</i> of node 24 shall be in logical HIGH state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the observation window. — In case that hard wired signals as host interface are implemented: No error shall be signalled via the host interface of the IUT of node 24 because in a low power operation mode no undervoltage signaling is required. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{CC}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 139 defines the test instances for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{CC} test case defined in Table 138.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 139 — Test instances for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{CC}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.17 Operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC}

Table 140 defines the test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC} .

Table 140 — Test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC}

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Normal</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT} and V_{CC} according to ISO 17458-4. This test case is skipped — if the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none — Communication: node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	NOTE INH1 is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5 V. a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. f) Observe and acquire the error signal of the host interface (TP_N24_ERRN or

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{CC}
	<i>TP_N24_INTN</i>) of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) After the detection of the undervoltage condition at V_{CC} and V_{BAT} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. k) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$ and V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that V_{IO} is not implemented: — <i>uRxD</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — In case that V_{IO} is implemented: — <i>uRxD</i> of node 24 shall be in logical HIGH state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{CC}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>).

Table 141 defines the test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC} test case defined in Table 140.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 141 — Test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.18 Operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO}

Table 142 defines the test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO} .

Table 142 — Test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO}

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Normal</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT} and V_{IO} according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	NOTE <i>INH1</i> is not observed nor acquired because <i>uINH1</i> depends on the level of <i>uV_{BAT}</i> and will change to logical LOW state as soon as <i>uV_{BAT}</i> falls below 5,5 V. a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{IO}
	described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. f) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. i) After the detection of the undervoltage condition at V_{IO} and V_{BAT} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. k) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — $uRxD$ of node 24 shall be in logical LOW state during the observation window. — In case of an available $RxEN$ signal $uRxEN$ of node 24 shall be in logical LOW state during the observation window. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 143 defines the test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO} test case defined in Table 142.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 143 — Test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.19 Operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO}

Table 144 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO} .

Table 144 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO}

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT} and V_{IO} according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the operation mode <i>BD_ReceiveOnly</i> is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	ReceiveOnly preamble.
Test execution	NOTE <i>INH1</i> is not observed nor acquired because <i>uINH1</i> depends on the level of <i>uV_{BAT}</i> and will change to logical LOW state as soon as <i>uV_{BAT}</i> falls below 5,5 V.

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{IO}
	a) Observe and acquire $uTxD$ at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire $uTxEN$ at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire $uBus$ at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at <i>TP_N24_RxD</i> of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at <i>TP_N24_RxEN</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. i) After the detection of the undervoltage condition at V_{IO} and V_{BAT} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. k) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — $uRxD$ of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state during the observation window. — $uBus$ at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 145 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO} test case defined in Table 144.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 145 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.20 Operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC}

Table 146 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC} .

Table 146 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC}

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT} and V_{CC} according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	ReceiveOnly preamble.
Test execution	NOTE INH1 is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5 V. a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24.

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{CC}
	f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) After the detection of the undervoltage condition at V_{CC} and V_{BAT} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. k) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$ and V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that V_{IO} is not implemented: — <i>uRxD</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — In case that V_{IO} is implemented: — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{CC}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{CC}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>).

Table 147 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC} test case defined in Table 146.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 147 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.21 Operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC}

Table 148 defines the test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC} .

Table 148 — Test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC}

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Standby</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT} and V_{CC} according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none — Communication: node 24 as transmitter.
Preamble (setup state)	Standby preamble.
Test execution	NOTE INH1 is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5 V. a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. f) Observe and acquire the error signal of the host interface (TP_N24_ERRN or

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{CC}
	<i>TP_N24_INTN</i>) of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) After the detection of the undervoltage condition at V_{CC} and V_{BAT} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. k) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$ and V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that V_{IO} is not implemented: — <i>uRxD</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{CC}. — In case that V_{IO} is implemented: — <i>uRxD</i> of node 24 shall be in logical HIGH state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the observation window. — In case that hard wired signals as host interface are implemented: No error shall be signalled via the host interface of the IUT after the undervoltage is applied at V_{CC}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{CC}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>).

Table 149 defines the test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC} test case defined in Table 148.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 149 — Test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{CC}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.22 Operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO}

Table 150 defines the test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO} .

Table 150 — Test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO}

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Standby</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT} and V_{IO} according to ISO 17458-4. This test case is skipped if neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standby preamble.
Test execution	NOTE <i>INH1</i> is not observed nor acquired because <i>uINH1</i> depends on the level of <i>uV_{BAT}</i> and will change to logical LOW state as soon as <i>uV_{BAT}</i> falls below 5,5 V. a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2.

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} and V_{IO}
	d) Observe and acquire $u_{Rx}D$ at $TP\_N24\_Rx D$ of node 24. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. f) In case of an available $RxEN$ signal observe and acquire $u_{Rx}EN$ at TP_N24_RxEN of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{IO} power supply of the IUT in node 24 to $V_{IOUndervoltage}$. i) After the detection of the undervoltage condition at V_{BAT} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at $TP\_N24\_Tx D$ and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. k) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$ and V_{CC} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — $u_{Rx}D$ of node 24 shall be in logical LOW state during the observation window. — In case of an available $RxEN$ signal $u_{Rx}EN$ of node 24 shall be in logical LOW state during the observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — u_{Bus} at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $u_{Tx}EN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($u_{BDTx_{idle}}$).

Table 151 defines the test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO} test case defined in Table 150.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 151 — Test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} and V_{IO}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.23 Operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO}

Table 152 defines the test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO} .

Table 152 — Test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO}

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Standby</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{CC} and V_{IO} according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standby preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24.

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC} and V_{IO}
	h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) Set the external V_{IO} power supply of the IUT in node 24 to $V_{IOUndervoltage}$. j) After the detection of the undervoltage condition at V_{CC} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. l) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$ and V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) not later than 1 000 ms after undervoltage is present at V_{IO}. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDT_{xIdle}$).

Table 153 defines the test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO} test case defined in Table 152.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 153 — Test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} and V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.24 Operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO}

Table 154 defines the test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO} .

Table 154 — Test case for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO}

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} , V_{CC} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_Normal</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT}, V_{CC} and V_{IO} according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	NOTE INH1 is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5 V. a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} , V_{CC} and V_{IO}
	node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. j) After the detection of the undervoltage condition at V_{BAT}, V_{CC} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. l) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$, V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>).

Table 155 defines the test instances for operation mode change from BD_Normal to BD_Sleep due to undervoltage of V_{BAT} , V_{CC} and V_{IO} test case defined in Table 154.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 155 — Test instances for operation mode change from *BD_Normal* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.25 Operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO}

Table 156 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO} .

Table 156 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO}

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} , V_{CC} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT}, V_{CC} and V_{IO} according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	ReceiveOnly preamble.
Test execution	NOTE INH1 is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5 V. a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2.

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} , V_{CC} and V_{IO}
	e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. j) After the detection of the undervoltage condition V_{BAT}, V_{CC} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. l) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$, V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>).

Table 157 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO} test case defined in Table 156.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 157 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.26 Operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO}

Table 158 defines the test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO} .

Table 158 — Test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO}

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} , V_{CC} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change its mode from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{BAT}, V_{CC} and V_{IO} according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standby preamble.
Test execution	NOTE INH1 is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5 V. a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{BAT} , V_{CC} and V_{IO}
	node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. j) After the detection of the undervoltage condition at V_{BAT}, V_{CC} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. l) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$, V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>).

Table 159 defines the test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO} test case defined in Table 158.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 159 — Test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{BAT} , V_{CC} and V_{IO}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.27 IUT remains in *BD_Sleep* while undervoltage of V_{BAT} , V_{CC} and V_{IO}

Table 160 defines the test case for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} , V_{CC} and V_{IO} .

Table 160 — Test case for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} , V_{CC} and V_{IO}

Name	IUT remains in <i>BD_Sleep</i> while undervoltage of V_{BAT} , V_{CC} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to remain in <i>BD_Sleep</i> mode in case of an undervoltage on V_{BAT}, V_{CC} and V_{IO} according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Sleep preamble.
Test execution	INH1 is not observed nor acquired because $uINH1$ depends on the level of uV_{BAT} and will change to logical LOW state as soon as uV_{BAT} falls below 5,5 V. a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of

Name	IUT remains in <i>BD_Sleep</i> while undervoltage of V_{BAT} , V_{CC} and V_{IO}
	node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. i) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. j) After the detection of the undervoltage condition at V_{BAT}, V_{CC} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. l) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$, V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — uRx_D of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state during the observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — $uBus$ at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDT_{Xidle}$).

Table 161 — Test instances for

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.28 IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{IO}

Table 162 defines the test case for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{IO} .

Table 162 — Test case for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{IO}

Name	IUT remains in <i>BD_Sleep</i> while undervoltage of V_{BAT} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to remain in <i>BD_Sleep</i> mode in case of an undervoltage on V_{BAT} and V_{IO} according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDC</i>Control within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Sleep preamble.
Test execution	NOTE <i>INH1</i> is not observed nor acquired because <i>uINH1</i> depends on the level of <i>uV_{BAT}</i> and will change to logical LOW state as soon as <i>uV_{BAT}</i> falls below 5,5 V. a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24.

Name	IUT remains in <i>BD_Sleep</i> while undervoltage of V_{BAT} and V_{IO}
	e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. h) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. i) After the detection of the undervoltage condition at V_{BAT} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. j) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. k) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$ and V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the observation window. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 µs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 µs after the undervoltage is applied at V_{IO}. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 163 defines the test instances for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{IO} test case defined in Table 162.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 163 — Test instances for IUT remains in *BD_Sleep* while undervoltage of V_{BAT} and V_{IO}

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at N24
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

9.3.7.29 IUT remains in *BD_Sleep* while undervoltage of V_{CC} and V_{IO}

Table 164 defines the test case for IUT remains in *BD_Sleep* while undervoltage of V_{CC} and V_{IO} .

Table 164 — Test case for IUT remains in *BD_Sleep* while undervoltage of V_{CC} and V_{IO}

Name	IUT remains in <i>BD_Sleep</i> while undervoltage of V_{CC} and V_{IO}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to remain in <i>BD_Sleep</i> mode in case of an undervoltage on V_{CC} and V_{IO} according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Sleep preamble
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. f) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. g) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. h) Set the external V_{IO} power supply of the IUT in node 24 to $V_{IOUndervoltage}$.

Name	IUT remains in <i>BD_Sleep</i> while undervoltage of V_{CC} and V_{IO}
	i) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. j) After the detection of the undervoltage condition at V_{CC} and V_{IO} by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. k) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. l) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$ and V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — $uRxD$ of node 24 shall be in logical LOW state during the observation window. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state during the observation window. — $uINH1$ of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied at V_{IO}. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied at V_{IO}. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 165 defines the test instances for IUT remains in *BD_Sleep* while undervoltage of V_{CC} and V_{IO} test case defined in Table 164.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 165 — Test instances for IUT remains in *BD_Sleep* while undervoltage of V_{CC} and V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.30 Operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to host command

Table 166 defines the test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to host command.

Table 166 — Test case for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to host command

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to host command
Test purpose	This test checks the ability of the IUT to change its mode from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to host command according to ISO 17458-4 while no other stress condition is present. If the <i>BD_Sleep</i> mode is not implemented, see test case 9.3.7.13 and following and skip this test case. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. d) Observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes except node 24. e) Observe and acquire the error signal of the host interface (<i>TP_Nx_ERRN</i> or <i>TP_Nx_INTN</i>) of all nodes except node 24. f) Stimulate the IUTs of all nodes except node 24 via the host interface to enter <i>BD_Sleep</i>. g) After 100 μs (the IUTs shall change to <i>BD_Sleep</i>), stimulate the IUT in node 24 at

Name	Operation mode change from <i>BD_ReceiveOnly</i> to <i>BD_Sleep</i> due to host command
	<i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window.
Postamble	Standard postamble.
Pass criteria	— <i>uINH1</i> of all observed nodes shall be in logical LOW state (<i>Sleep</i>) during the observation window. — No error shall be signalled at the host interface of all observed nodes. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>).

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 167 defines the test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to host command test case defined in Table 166.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 167 — Test instances for operation mode change from *BD_ReceiveOnly* to *BD_Sleep* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.31 Operation mode change from *BD_Normal* via *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC}

Table 168 defines the test case for Operation mode change from *BD_Normal* via *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} .

Table 168 — Test case for operation mode change from *BD_Normal* via *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC}

Name	Operation mode change from <i>BD_Normal</i> via <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_Normal</i> mode via <i>BD_Standby</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{CC} according to ISO 17458-4 while V_{BAT}, but not V_{IO} is implemented and no other stress condition is present. In case of a missing V_{BAT} supply input, see test case 9.3.14.1 and skip this test case. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is implemented — a V_{CC} supply input is not available.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. d) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. e) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. g) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. h) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24.

Name	Operation mode change from <i>BD_Normal</i> via <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC}
	i) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. j) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. k) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. l) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. m) Wait 5,0 μs. n) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — $uRxD$ of node 24 shall be in logical LOW state during the test execution. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state during the test execution. — $uINH1$ of node 24 shall be in logical LOW state (<i>Not_Sleep</i>) during the test execution. — In case that hard wired signals as host interface are implemented: — The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 169 defines the test instances for operation mode change from *BD_Normal* via *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} test case defined in Table 168.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 169 — Test instances for operation mode change from *BD_Normal* via *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.32 Operation mode change from *BD_ReceiveOnly* via *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC}

Table 170 defines the test case for operation mode change from *BD_ReceiveOnly* via *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} .

Table 170 — Test case for operation mode change from *BD_ReceiveOnly* via *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC}

Name	Operation mode change from <i>BD_ReceiveOnly</i> via <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_ReceiveOnly</i> mode via <i>BD_Standby</i> to <i>BD_Sleep</i> in case of an undervoltage on V_{CC} according to ISO 17458-4 while V_{BAT}, but no V_{IO} is implemented and no other stress condition is present. In case of a missing V_{BAT} supply input, see test 9.3.12.1 and skip this test case. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — a V_{CC} supply input is not available.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — Ground shift: 0 V. — Failure: none — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— <i>ReceiveOnly</i> preamble. — Stimulate the IUT in node 23 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. d) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24.

Name	Operation mode change from <i>BD_ReceiveOnly</i> via <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC}
	g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. i) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. j) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. k) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. l) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. m) Wait 5,0 μs. n) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical LOW state during the test execution. — in case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the test execution. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>).

Table 171 defines the test instances for operation mode change from *BD_ReceiveOnly* via *BD_Standby* to *Sleep* due to undervoltage of V_{CC} test case defined in Table 170.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 171 — Test instances for operation mode change from *BD_ReceiveOnly* via *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.7.33 Operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC}

Table 172 defines the test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} .

Table 172 — Test case for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC}

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC}
Test purpose	This test checks the fail silent behaviour and the ability of the IUT to change from <i>BD_Standby</i> mode to <i>BD_Standby</i> in case of an undervoltage on V_{CC} according to ISO 17458-4 while V_{BAT}, but no V_{IO} is implemented and no other stress condition is present. In case of a missing V_{BAT} supply input, see test 9.3.12.1 and skip this test case. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is implemented — a V_{CC} supply input is not available.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — Ground shift: 0 V — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. d) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. e) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. f) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. g) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. h) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24.

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_Sleep</i> due to undervoltage of V_{CC}
	i) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. j) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. k) After the detection of the undervoltage condition by the IUT, i.e. after the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. l) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. m) Wait 5,0 μs. n) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by two 50/50 patterns.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — $uRxD$ of node 24 shall be in logical LOW state during the test execution. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state during the test execution. — In case of an available ERRN signal $uERRN$ of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case of an available INTN signal $uINTN$ of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — $uINH1$ of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

Table 173 defines the test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC} test case defined in Table 172.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 173 — Test instances for operation mode change from *BD_Standby* to *BD_Sleep* due to undervoltage of V_{CC}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8 Mode.Bus Driver.ReceiveOnly

9.3.8.1 Operation mode change from *BD_Normal* to *BD_ReceiveOnly* due to host command

Table 174 defines the test case for operation mode change from *BD_Normal* to *BD_ReceiveOnly* due to host command.

Table 174 — Test case for operation mode change from *BD_Normal* to *BD_ReceiveOnly* due to host command

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_ReceiveOnly</i> due to host command
Test purpose	This test checks the ability of the IUT to change its mode from <i>BD_Normal</i> to <i>BD_ReceiveOnly</i> due to host command according to ISO 17458-4 while no stress condition is present. This test case is skipped if the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test).
Preamble (setup state)	Standard preamble.
Test execution	The observation shall start 100 μs (<i>dBDMModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of all nodes. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of all nodes. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. d) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. e) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes. f) Stimulate the IUTs in all nodes except node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUT in node 24 remains in <i>BD_Normal</i>.

Name	Operation mode change from <i>BD_Normal</i> to <i>BD_ReceiveOnly</i> due to host command
	g) Wait 100 μ s for the IUT to enter <i>BD_ReceiveOnly</i> . h) Stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall not contain any 50/50 pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of all other nodes, i.e. the IUTs in all nodes except node 24 shall not transmit any data while in <i>BD_ReceiveOnly</i> mode. — <i>uRxD</i> of node 24 shall contain the 50/50 pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 due to loopback functionality. — <i>uRxD</i> of all nodes shall contain the 50/50 pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24, i.e. the IUTs in all nodes except node 24 shall receive data while in <i>BD_ReceiveOnly</i> mode. — <i>uRxD</i> of all nodes shall be in logical HIGH state before the negative edge on <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of all nodes shall be in logical HIGH state before the IUT in node 24 is stimulated to transmit (falling edge of <i>uTxD</i> and <i>uTxEN</i> of node 24) and shall be in logical LOW state while the signal <i>uRxD</i> of the corresponding node signals the received pattern. — In case of an available INH1 signal <i>uINH1</i> of all observed nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the observation window.

Table 175 defines the test instances for operation mode change from *BD_Normal* to *BD_ReceiveOnly* due to host command test case defined in Table 174.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 175 — Test instances for operation mode change from *BD_Normal* to *BD_ReceiveOnly* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.2 Operation mode change from *BD_Standby* to *BD_ReceiveOnly* due to host command

Table 176 defines the test case for operation mode change from *BD_Standby* to *BD_ReceiveOnly* due to host command.

Table 176 — Test case for operation mode change from *BD_Standby* to *BD_ReceiveOnly* due to host command

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_ReceiveOnly</i> due to host command
Test purpose	This test checks the ability of the IUT to change its mode from <i>BD_Standby</i> to <i>BD_ReceiveOnly</i> due to host command according to ISO 17458-4 while no stress condition is present. This test case is skipped if the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test).
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of all nodes. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of all nodes. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. d) Observe and acquire the error signal of the host interface (<i>TP_Nx_ERRN</i> or <i>TP_Nx_INTN</i>) of all nodes. e) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes. f) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. g) Stimulate the IUTs in all nodes except node 24 via the host interface to enter

Name	Operation mode change from <i>BD_Standby</i> to <i>BD_ReceiveOnly</i> due to host command
	<i>BD_ReceiveOnly</i>. The IUT in node 24 remains in <i>BD_Normal</i>. h) Wait 100 µs for the IUT to enter <i>BD_ReceiveOnly</i>. i) Stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall not contain any 50/50 patterns transmitted at <i>uTxD</i> and <i>uTxEN</i> of all other nodes, i.e. the IUTs in all nodes except node 24 shall not transmit any data while in <i>BD_ReceiveOnly</i> mode. — <i>uRxD</i> of node 24 shall contain the 50/50 pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 due to loopback functionality. — <i>uRxD</i> of all nodes shall contain the 50/50 pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24, i.e. the IUTs in all nodes except node 24 shall receive data while in <i>BD_ReceiveOnly</i> mode. — <i>uRxD</i> of all nodes shall be in logical HIGH state before the negative edge on <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of all nodes shall be in logical HIGH state before the IUT in node 24 is stimulated to transmit (falling edge of <i>uTxD</i> and <i>uTxEN</i> of node 24) and shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received pattern. — No error shall be signalled via the host interfaces of all nodes. — In case of an available INH1 signal <i>uINH1</i> of all nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution.

Table 177 defines the test instances for operation mode change from *BD_Standby* to *BD_ReceiveOnly* due to host command test case defined in Table 176.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 177 — Test instances for operation mode change from *BD_Standby* to *BD_ReceiveOnly* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.3 Wakeup source indication (RWU, initial operation mode is *BD_Sleep*)

Table 178 defines the test case for wakeup source indication (RWU, initial operation mode is *BD_Sleep*).

Table 178 — Test case for wakeup source indication (RWU, initial operation mode is *BD_Sleep*)

Name	Wakeup source indication (RWU, initial operation mode is <i>BD_Sleep</i>)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a remote wakeup (RWU) event according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver remote wakeup” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. — Set the EN signal of node 24 to LOW.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. b) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24.

Name	Wakeup source indication (RWU, initial operation mode is <i>BD_Sleep</i>)
	e) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. i) Stimulate the IUT of node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern as described in 9.1.3.1. j) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern) <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern) <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — INH1 signal <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. the IUT is in <i>BD_Standby</i> mode. — The ERRN signal, <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 100 μs after the beginning of the wakeup pattern), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to wakeup source indication, the ERRN signal shall be in logical LOW state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 179 defines the test instances for wakeup source indication (RWU, initial operation mode is *BD_Sleep*) test case defined in Table 178.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 179 — Test instances for wakeup source indication (RWU, initial operation mode is *BD_Sleep*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.4 Wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*)

Table 180 defines the test case for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*).

Table 180 — Test case for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*)

Name	Wakeup source indication (LWU, negative pulse, initial operation mode is <i>BD_Sleep</i>)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event (negative pulse) according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. — Set the EN signal of node 24 to LOW.
Test execution	The observation shall start 100 μs (<i>dBDMModeChange</i>) after the host command is applied. a) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. b) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24.

Name	Wakeup source indication (LWU, negative pulse, initial operation mode is <i>BD_Sleep</i>)
	c) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. d) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. f) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Apply a negative wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. i) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — INH1 signal <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) while the IUT of node 24 is in <i>BD_Sleep</i> mode at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uINH1</i> shall be in logical HIGH state (<i>Not_Sleep</i>). — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to wakeup source indication, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 181 defines the test instances for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*) test case defined in Table 180.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 181 — Test instances for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.5 Wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*)

Table 182 defines the test case for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*).

Table 182 — Test case for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*)

Name	Wakeup source indication (LWU, positive pulse, initial operation mode is <i>BD_Sleep</i>)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event (positive pulse) according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup (positive pulse) is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. — Set the EN signal of node 24 to LOW.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. b) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. c) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24.

Name	Wakeup source indication (LWU, positive pulse, initial operation mode is <i>BD_Sleep</i>)
	d) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. f) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Apply a positive wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. i) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — INH1 signal <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) while the IUT of node 24 is in <i>BD_Sleep</i> mode at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 600 μs after the occurrence of the local wakeup event), <i>uINH1</i> shall be in logical HIGH state (<i>Not_Sleep</i>). — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to wakeup source indication, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 183 defines the test instances for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*) test case defined in Table 182.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 183 — Test instances for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.6 Wakeup source indication (RWU, initial operation mode is *BD_Standby*)

Table 184 defines the test case for wakeup source indication (RWU, initial operation mode is *BD_Standby*).

Table 184 — Test case for wakeup source indication (RWU, initial operation mode is *BD_Standby*)

Name	Wakeup source indication (RWU, initial operation mode is <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a remote wakeup (RWU) event according to ISO 17458-4 and no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver remote wakeup” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. b) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. e) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24.

Name	Wakeup source indication (RWU, initial operation mode is <i>BD_Standby</i>)
	f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. i) Stimulate the IUT of node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern as described in 9.1.3.1. j) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern) <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern) <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected between 31 μs after the beginning of the wakeup pattern and 134 μs + 100 μs after the beginning of the wakeup pattern), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to wakeup source indication, the ERRN signal shall be in logical LOW state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 185 defines the test instances for wakeup source indication (RWU, initial operation mode is BD_Standby) test case defined in Table 184.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 185 — Test instances for wakeup source indication (RWU, initial operation mode is BD_Standby)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.7 Wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Standby*)

Table 186 defines the test case for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Standby*).

Table 186 — Test case for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Standby*)

Name	Wakeup source indication (LWU, negative pulse, initial operation mode is <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event (negative pulse) according to ISO 17458-4 and no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. b) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. c) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. d) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24.

Name	Wakeup source indication (LWU, negative pulse, initial operation mode is <i>BD_Standby</i>)
	f) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Apply a negative wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. i) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — <i>INH1</i> signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — The <i>ERRN</i> signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to wakeup source indication, the <i>ERRN</i> signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 187 defines the test instances for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Standby*) test case defined in Table 186.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 187 — Test instances for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Standby*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.8 Wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Standby*)

Table 188 defines the test case for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Standby*).

Table 188 — Test case for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Standby*)

Name	Wakeup source indication (LWU, positive pulse, initial operation mode is <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event (positive pulse) according to ISO 17458-4 and no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup (positive pulse) is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. b) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. c) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. d) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24.

Name	Wakeup source indication (LWU, positive pulse, initial operation mode is <i>BD_Standby</i>)
	e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. f) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Apply a positive wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. i) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to wakeup source indication, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 189 defines the test instances for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Standby*) test case defined in Table 188.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 189 — Test instances for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Standby*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.9 Wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*, active failure)

Table 190 defines the test case for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*, active failure).

Table 190 — Test case for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*, active failure)

Name	Wakeup source indication (LWU, negative pulse, initial operation mode is <i>BD_Sleep</i> , active failure)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event (negative pulse) according to ISO 17458-4 while an active failure in <i>BD_ReceiveOnly</i> mode is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. — Set the EN signal of node 24 to LOW.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24.

Name	Wakeup source indication (LWU, negative pulse, initial operation mode is <i>BD_Sleep</i>, active failure)
	c) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. d) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. e) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. i) Apply a negative wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. j) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. k) Short-circuit TxEN and GND of the IUT in node 24 according to Figure 19 and Table 26, failure FL4. l) Wait 2 600 μs.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — <i>uINH1</i> shall be in logical LOW state (Sleep) while the IUT of node 24 is in <i>BD_Sleep</i> mode at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uINH1</i> shall be in logical HIGH state (<i>Not_Sleep</i>). — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to wakeup source indication, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 191 defines the test instances for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*, active failure) test case defined in Table 190.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 191 — Test instances for wakeup source indication (LWU, negative pulse, initial operation mode is *BD_Sleep*, active failure)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.10 Wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*, active failure)

Table 192 defines the test case for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*, active failure).

Table 192 — Test case for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*, active failure)

Name	Wakeup source indication (LWU, positive pulse, initial operation mode is <i>BD_Sleep</i> , active failure)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event (positive pulse) according to ISO 17458-4 while an active failure in <i>BD_ReceiveOnly</i> mode is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup (positive pulse) is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} supply input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. — Set the EN signal of node 24 to LOW.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uRx</i>D at <i>TP_N24_RxD</i> of node 24.

Name	Wakeup source indication (LWU, positive pulse, initial operation mode is <i>BD_Sleep</i> , active failure)
	b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. d) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. e) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. i) Apply a positive wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. j) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. k) Short-circuit TxEN and GND of the IUT in node 24 according to Figure 19 and Table 26, failure FL4. l) Wait 2 600 μs.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_ReceiveOnly</i>. — <i>uINH1</i> shall be in logical LOW state (Sleep) while the IUT of node 24 is in <i>BD_Sleep</i> mode at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uINH1</i> shall be in logical HIGH state (<i>Not_Sleep</i>). — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to wakeup source indication, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 193 defines the test instances for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*, active failure) test case defined in Table 192.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 193 — Test instances for wakeup source indication (LWU, positive pulse, initial operation mode is *BD_Sleep*, active failure)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.11 No wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Standby*)

Table 194 defines the test case for no wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Standby*).

Table 194 — Test case for no wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Standby*)

Name	No wakeup source indication after passing <i>BD_Normal</i> (RWU, initial operation mode is <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT not to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a remote wakeup (RWU) event according to ISO 17458-4 and entering <i>BD_Normal</i> mode while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver remote wakeup” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. - Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. - Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. - Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. - Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24.

Name	No wakeup source indication after passing <i>BD_Normal</i> (RWU, initial operation mode is <i>BD_Standby</i>)
	e) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. i) Stimulate the IUT of node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern as described in 9.1.3.1. j) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. k) Wait 100 μs for the IUT in node 24 to enter <i>BD_Normal</i>. l) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern) <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern) <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 100 μs after the beginning of the wakeup pattern), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to not signaling the wakeup source, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_Normal</i> mode.

Table 195 defines the test instances for no wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Standby*) test case defined in Table 194.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 195 — Test instances for no wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Standby*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.12 No wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Standby*)

Table 196 defines the test case for no wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Standby*).

Table 196 — Test case for no wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Standby*)

Name	No wakeup source indication after passing <i>BD_Normal</i> (LWU, negative pulse, initial operation mode is <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT not to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event (negative pulse) according to ISO 17458-4 and entering <i>BD_Normal</i> mode while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup (negative pulse) is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. b) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. c) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24.

Name	No wakeup source indication after passing <i>BD_Normal</i> (LWU, negative pulse, initial operation mode is <i>BD_Standby</i>)
	d) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. f) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Apply a negative wakeup pulse of 500 µs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. i) After at least 100 µs + 100 µs stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. j) Wait 100 µs for the IUT in node 24 to enter <i>BD_Normal</i>. k) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 µs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 µs after the occurrence of the local wakeup event and 100 µs + 500 µs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 µs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 µs after the occurrence of the local wakeup event and 100 µs + 500 µs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 µs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 µs after the occurrence of the local wakeup event and 100 µs + 500 µs + 100 µs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to not signaling the wakeup source, the ERRN signal shall be in logical HIGH state 100 µs + 100 µs after entering the <i>BD_Normal</i> mode.

Table 197 defines the test instances for no wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Standby*) test case defined in Table 196.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 197 — Test instances for no wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Standby*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.13 No wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Standby*)

Table 198 defines the test case for no wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Standby*).

Table 198 — Test case for no wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Standby*)

Name	No wakeup source indication after passing <i>BD_Normal</i> (LWU, positive pulse, initial operation mode is <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT not to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event (positive pulse) according to ISO 17458-4 and entering <i>BD_Normal</i> mode while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup (positive pulse) is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. b) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. c) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. d) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24.

Name	No wakeup source indication after passing <i>BD_Normal</i> (LWU, positive pulse, initial operation mode is <i>BD_Standby</i>)
	e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. f) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Apply a positive wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. i) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. j) Wait 100 μs for the IUT in node 24 to enter <i>BD_Normal</i>. k) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to not signaling the wakeup source, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_Normal</i> mode.

Table 199 defines the test instances for no wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Standby*) test case defined in Table 198.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 199 — Test instances for no wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Standby*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.14 No wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Sleep*)

Table 200 defines the test case for no wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Sleep*).

Table 200 — Test case for no wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Sleep*)

Name	No wakeup source indication after passing <i>BD_Normal</i> (RWU, initial operation mode is <i>BD_Sleep</i>)
Test purpose	This test checks the ability of the IUT not to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a remote wakeup (RWU) event according to ISO 17458-4 and entering <i>BD_Normal</i> mode while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver remote wakeup” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. — Set the EN signal of node 24 to LOW.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23.

Name	No wakeup source indication after passing <i>BD_Normal</i> (RWU, initial operation mode is <i>BD_Sleep</i>)
	b) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. e) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. i) Stimulate the IUT of node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern as described in 9.1.3.1. j) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. k) Wait 100 μs for the IUT in node 24 to enter <i>BD_Normal</i>. l) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern) <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern) <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs after the beginning of the wakeup pattern), <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. the IUT is in <i>BD_Standby</i> mode. — <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 31 μs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 μs after the beginning of the wakeup pattern and 134 μs + 100 μs after the beginning of the wakeup pattern), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to not signaling the wakeup source, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_Normal</i> mode.

Table 201 defines the test instances for no wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Sleep*) test case defined in Table 200.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 201 — Test instances for no wakeup source indication after passing *BD_Normal* (RWU, initial operation mode is *BD_Sleep*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.15 No wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Sleep*)

Table 202 defines the test case for no wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Sleep*).

Table 202 — Test case for no wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Sleep*)

Name	No wakeup source indication after passing <i>BD_Normal</i> (LWU, negative pulse, initial operation mode is <i>BD_Sleep</i>)
Test purpose	This test checks the ability of the IUT not to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event according to ISO 17458-4 and entering <i>BD_Normal</i> mode while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup (negative pulse) is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. — Set the EN signal of node 24 to LOW.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. - Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. - Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24.

Name	No wakeup source indication after passing <i>BD_Normal</i> (LWU, negative pulse, initial operation mode is <i>BD_Sleep</i>)
	c) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. d) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. f) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Apply a negative wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. i) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. j) Wait 100 μs for the IUT in node 24 to enter <i>BD_Normal</i>. k) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — INH1 signal <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) while the IUT of node 24 is in <i>BD_Sleep</i> mode at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uINH1</i> shall be in logical HIGH state (<i>Not_Sleep</i>). — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to not signaling the wakeup source, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_Normal</i> mode.

Table 203 defines the test instances for no wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Sleep*) test case defined in Table 202.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 203 — Test instances for no wakeup source indication after passing *BD_Normal* (LWU, negative pulse, initial operation mode is *BD_Sleep*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.16 No wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Sleep*)

Table 204 defines the test case for no wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Sleep*).

Table 204 — Test case for no wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Sleep*)

Name	No wakeup source indication after passing <i>BD_Normal</i> (LWU, positive pulse, initial operation mode is <i>BD_Sleep</i>)
Test purpose	This test checks the ability of the IUT not to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event according to ISO 17458-4 and entering <i>BD_Normal</i> mode while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup (positive) is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Sleep</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. — Set the EN signal of node 24 to LOW.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uRx</i>D at <i>TP_N24_RxD</i> of node 24.

Name	No wakeup source indication after passing <i>BD_Normal</i> (LWU, positive pulse, initial operation mode is <i>BD_Sleep</i>)
	b) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. c) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. d) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. f) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Apply a positive wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. i) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. j) Wait 100 μs for the IUT in node 24 to enter <i>BD_Normal</i>. k) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state until the IUT is stimulated to enter <i>BD_Normal</i>. — INH1 signal <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) while the IUT of node 24 is in <i>BD_Sleep</i> mode at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uINH1</i> shall be in logical HIGH state (<i>Not_Sleep</i>) — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. Due to not signaling the wakeup source, the ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 205 defines the test instances for for no wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Sleep*) test case defined in Table 204.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 205 — Test instances for for no wakeup source indication after passing *BD_Normal* (LWU, positive pulse, initial operation mode is *BD_Sleep*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.17 Wakeup source indication with active failure (LWU, negative pulse, initial operation mode is *BD_Standby*)

Table 206 defines the test case for wakeup source indication with active failure (LWU, negative pulse, initial operation mode is *BD_Standby*).

Table 206 — Test case for wakeup source indication with active failure (LWU, negative pulse, initial operation mode is *BD_Standby*)

Name	Wakeup source indication with active failure (LWU, negative pulse, initial operation mode is <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup (LWU) event (negative pulse) according to ISO 17458-4 while an active failure in <i>BD_ReceiveOnly</i> mode is present. This test case is skipped if - neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDCtrl within the Functional class “Bus driver internal voltage regulator” is implemented - the <i>BD_ReceiveOnly</i> mode is not implemented - the local wakeup is not implemented - the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. - Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. - Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. - Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24. - Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. - Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24.

Name	Wakeup source indication with active failure (LWU, negative pulse, initial operation mode is <i>BD_Standby</i>)
	f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. i) Apply a negative wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in [EPL09]. j) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. k) Short-circuit TxEN and GND of the IUT in node 24 according to Figure 19 and Table 26, failure FL4. l) Wait 2 600 μs.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — The ERRN signal, <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the falling edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. The ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 207 defines the test instances for wakeup source indication with active failure (LWU, negative pulse, initial operation mode is *BD_Standby*) test case defined in Table 206.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 207 — Test instances for wakeup source indication with active failure (LWU, negative pulse, initial operation mode is *BD_Standby*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.18 Wakeup source indication with active failure (LWU, positive pulse, initial operation mode is *BD_Standby*)

Table 208 defines the test case for wakeup source indication with active failure (LWU, positive pulse, initial operation mode is *BD_Standby*).

Table 208 — Test case for wakeup source indication with active failure (LWU, positive pulse, initial operation mode is *BD_Standby*)

Name	Wakeup source indication with active failure (LWU, positive pulse, initial operation mode is <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT to signal the wakeup source while the IUT is in <i>BD_ReceiveOnly</i> mode after a local wakeup event (positive pulse) according to ISO 17458-4 while an active failure in <i>BD_ReceiveOnly</i> mode is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the local wakeup (positive pulse) is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. b) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. c) Observe and acquire <i>uSTBN</i> at <i>TP_N24_STBN</i> of node 24.

Name	Wakeup source indication with active failure (LWU, positive pulse, initial operation mode is <i>BD_Standby</i>)
	d) Observe and acquire <i>uEN</i> at <i>TP_N24_EN</i> of node 24. e) Observe and acquire <i>uWAKE</i> at <i>TP_N24_WAKE</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. i) Apply a positive wakeup pulse of 500 μs to the IUT in node 24 at <i>TP_N24_WAKE</i> according to <i>dBdWakePulseFilter</i> in ISO 17458-4. j) After at least 100 μs + 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. k) Short-circuit TxEN and GND of the IUT in node 24 according to Figure 19 and Table 26, failure FL4. l) Wait 2 600 μs.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxD</i> of node 24 shall be in logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event), <i>uRxEN</i> of node 24 shall be in logical LOW state. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — The ERRN signal <i>uERRN</i> of node 24 shall be in logical HIGH state at least until 1 μs after the rising edge of <i>uWAKE</i>. After the wakeup event is detected (between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs + 100 μs after the occurrence of the local wakeup event), <i>uERRN</i> of node 24 shall be in logical LOW state. The ERRN signal shall be in logical HIGH state 100 μs + 100 μs after entering the <i>BD_ReceiveOnly</i> mode.

Table 209 defines the test instances for wakeup source indication with active failure (LWU, positive pulse, initial operation mode is *BD_Standby*) test case defined in Table 208.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 209 — Test instances for wakeup source indication with active failure (LWU, positive pulse, initial operation mode is *BD_Standby*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.19 Operation mode change from *BD_Sleep* to *BD_ReceiveOnly* due to host command

Table 210 defines the test case for operation mode change from *BD_Sleep* to *BD_ReceiveOnly* due to host command.

Table 210 — Test case for operation mode change from *BD_Sleep* to *BD_ReceiveOnly* due to host command

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_ReceiveOnly</i> due to host command
Test purpose	This test checks the ability of the IUT to change its mode from <i>BD_Sleep</i> to <i>BD_ReceiveOnly</i> due to host command according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test).
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	The observation shall start 100 μs (<i>dBDModeChange</i>) after the host command is applied. a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of all nodes. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of all nodes. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. d) Observe and acquire the error signal of the host interface (<i>TP_Nx_ERRN</i> or <i>TP_Nx_INTN</i>) of all nodes. e) Observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. g) Stimulate the IUTs in all nodes except node 24 via the host interface to enter

Name	Operation mode change from <i>BD_Sleep</i> to <i>BD_ReceiveOnly</i> due to host command
	<i>BD_ReceiveOnly</i>. The IUT in node 24 remains in <i>BD_Normal</i>. h) Wait 100 µs for the IUTs to enter <i>BD_ReceiveOnly</i>. i) Stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall not contain any 50/50 pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of all other nodes, i.e. the IUTs in all nodes except node 24 shall not transmit any data while in <i>BD_ReceiveOnly</i> mode. — <i>uRxD</i> of all nodes shall contain the 50/50 pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24, i.e. the IUTs in all nodes except node 24 shall receive data while in <i>BD_ReceiveOnly</i> mode. — <i>uRxD</i> of node 24 shall contain the 50/50 pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 due to loopback functionality. — <i>uRxD</i> of all nodes shall be in logical HIGH state before the negative edge on <i>uTxEN</i> of node 24. — <i>uINH1</i> of all nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of all nodes shall be in logical HIGH state before the IUT in node 24 is stimulated to transmit (falling edge of <i>uTxD</i> and <i>uTxEN</i> of node 24) and shall be in logical LOW state while the signal <i>uRxD</i> of the corresponding node signals the received pattern. — No error shall be signalled via the host interfaces of all nodes.

Table 211 defines the test instances for operation mode change from *BD_Sleep* to *BD_ReceiveOnly* due to host command test case defined in Table 210.

Table 211 — Test instances for operation mode change from *BD_Sleep* to *BD_ReceiveOnly* due to host command

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.8.20 Failure indication after wakeup (RWU, initial operation mode is *BD_Standby*)

Table 212 defines the test case for failure indication after wakeup (RWU, initial operation mode is *BD_Standby*).

Table 212 — Test case for failure indication after wakeup (RWU, initial operation mode is *BD_Standby*)

Name	Failure indication after wakeup (RWU, negative pulse, initial operation mode is <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT to signal an error while the IUT is in <i>BD_ReceiveOnly</i> mode when EN has been set to HIGH after a previous remote wakeup (RWU) event according ISO 17458-4 while an active failure in <i>BD_ReceiveOnly</i> mode is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — the Functional class “Bus driver remote wakeup” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. — Switch TxD signal of node 24 to unconnected according to Figure 19 and Table 26, failure FL6.
Test execution	a) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. b) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. c) Observe and acquire $uSTBN$ at TP_N24_STBN of node 24. d) Observe and acquire uEN at TP_N24_EN of node 24. e) Observe and acquire $uWAKE$ at TP_N24_WAKE of node 24.

Name	Failure indication after wakeup (RWU, negative pulse, initial operation mode is <i>BD_Standby</i>)
	f) Observe and acquire the error signal of the host interface (<i>TP_N24_WERN</i>) of node 24. g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. i) Stimulate the IUT of node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern as described in 9.1.3.1. j) After at least 100 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. k) After 100 μs + 100 μs short-circuit TxEN and GND of the IUT in node 24 according to Figure 19 and Table 26, failure FL4. l) After at least 2 600 μs stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. The IUTs of all other nodes remain in <i>BD_Normal</i>. m) Wait 100 μs + 100 μs. n) Trigger the logic analyzer to start the observation synchronously with the stimulation of node 24 to enter <i>BD_ReceiveOnly</i> mode.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall be in logical HIGH state after the stimulation of node 24 to enter <i>BD_ReceiveOnly</i> mode. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state after the stimulation of node 24 to enter <i>BD_ReceiveOnly</i> mode. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) after the stimulation of node 24 to enter <i>BD_ReceiveOnly</i> mode. — The ERRN signal <i>uERRN</i> of node 24 shall be in logical LOW state latest 100 μs + 100 μs after the stimulation of node 24 to enter <i>BD_ReceiveOnly</i> mode.

Table 213 defines the test instances for failure indication after wakeup (RWU, initial operation mode is *BD_Standby*) test case defined in Table 212.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 213 — Test instances for failure indication after wakeup (RWU, initial operation mode is *BD_Standby*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.9 Failure.Loss

9.3.9.1 Failure: STBN unconnected

Table 214 defines the test case for failure: STBN unconnected.

Table 214 — Test case for failure: STBN unconnected

Name	Failure: STBN unconnected
Test purpose	This test checks the behaviour of the IUT in case of an unconnected STBN signal according ISO 17458-4. This test case is skipped if the STBN signal (host interface option A) is not implemented. This test case considers only the <i>BD_Normal</i> mode.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: STBN unconnected. — Communication: node 24 and 1 as transmitter.
Preamble (setup state)	— Standard preamble. — Switch STBN signal of node 24 to unconnected according to Figure 19 and Table 26, failure FL9 and all available mode control signals (EN) to logical LOW state.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uTxD</i> at <i>TP_N1_TxD</i> of node 1. d) Observe and acquire <i>uTxEN</i> at <i>TP_N1_TxEN</i> of node 1. e) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. f) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i>) of node 24. g) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of

Name	Failure: STBN unconnected
	node 24. h) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24., i) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by two wakeup patterns. j) Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by two wakeup patterns.
Postamble	Standard postamble.
Pass criteria	Due to <i>dWakeUpReaction_{remote}</i> the observed signals shall be observed and acquired at least for $100\ \mu\text{s} + 100\ \mu\text{s}$. — <i>uRxD</i> of all nodes shall be in logical HIGH state while the IUT in node 24 is stimulated to transmit (while <i>uTxEN</i> of node 24 is in logical LOW), i.e. the IUT in node 24 shall not transmit any pattern in <i>BD_Standby</i> mode. — <i>uRxD</i> of node 24 shall contain one falling edge (remote wakeup detection implemented) or no falling edge (remote wakeup not implemented), i.e. node 24 may receive the wakeup patterns applied to <i>uTxD</i> and <i>uTxEN</i> of node 1. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state before the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 1. After the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 1, <i>uRxEN</i> of node 24 shall contain one falling edge (remote wakeup detection implemented) or no falling edge (remote wakeup not implemented), i.e. node 24 may receive the wakeup patterns applied to <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1. — The error signal at the host interface of node 24 shall be in logical HIGH state before the first falling edge of <i>uTxD</i> and <i>uTxEN</i> of node. After the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 1, the error signal of node 24 shall contain one falling edge (remote wakeup detection implemented) or no falling edge (remote wakeup not implemented), i.e. the wakeup event may have been detected.

9.3.9.2 Failure: EN unconnected

Table 215 defines the test case for failure: EN unconnected.

Table 215 — Test case for failure: EN unconnected

Name	Failure: EN unconnected
Test purpose	This test checks the behaviour of the IUT in case of an unconnected EN signal according to ISO 17458-4. This test case considers only the <i>BD_Normal</i> mode. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the host interface A (hard-wired signals) is not implemented
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: EN unconnected. — Communication: node 24 and 1 as transmitter.
Preamble (setup state)	— Standard preamble. — Switch EN signal of node 24 to unconnected according to Figure 19 and Table 26, failure FL18 and all other available mode control signals (EN) and STBN to logical LOW state.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uTxD$ at TP_N1_TxD of node 1. d) Observe and acquire $uTxEN$ at TP_N1_TxEN of node 1. e) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. f) Observe and acquire the error signal of the host interface (TP_N24_ERRN) of node 24. g) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. h) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of

Name	Failure: EN unconnected
	node 24. i) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by two wakeup patterns. j) Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by two wakeup patterns.
Postamble	Standard postamble.
Pass criteria	Due to <i>dWakeUpReaction_{remote}</i> the observed signals shall be observed and acquired at least for $100\ \mu\text{s} + 100\ \mu\text{s}$. — <i>uRxD</i> of all nodes shall be in logical HIGH state while the IUT in node 24 is stimulated to transmit (while <i>uTxEN</i> of node 24 is in logical LOW), i.e. the IUT in node 24 shall not transmit any pattern in <i>BD_Standby</i> mode. — <i>uRxD</i> of node 24 shall contain one falling edge (remote wakeup detection implemented) or no falling edge (remote wakeup not implemented), i.e. node 24 may receive the wakeup patterns applied to <i>uTxD</i> and <i>uTxEN</i> of node 1. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state before the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 1. After the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 1, <i>uRxEN</i> of node 24 shall contain one falling edge (remote wakeup detection implemented) or no falling edge (remote wakeup not implemented), i.e. node 24 may receive the wakeup patterns applied to <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1. — The error signal at the host interface of node 24 shall be in logical HIGH state before the first falling edge of <i>uTxD</i> and <i>uTxEN</i> of node. After the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 1, the error signal of node 24 shall contain one falling edge (remote wakeup detection implemented) or no falling edge (remote wakeup not implemented), i.e. the wakeup event may have been detected.

9.3.9.3 Failure: TxEN unconnected

Table 216 defines the test case for failure: TxEN unconnected.

Table 216 — Test case for failure: TxEN unconnected

Name	Failure: TxEN unconnected
Test purpose	This test checks the behaviour of the IUT in case of an unconnected TxEN signal according to ISO 17458-4. This test case considers only the <i>BD_Normal</i> mode.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: TxEN unconnected. — Communication: node 24 and 1 as transmitter.
Preamble (setup state)	— Standard preamble. — Switch TxEN signal of node 24 to unconnected according to Figure 19 and Table 26, failure FL5.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxD</i> at <i>TP_N1_TxD</i> of node 1. c) Observe and acquire <i>uTxEN</i> at <i>TP_N1_TxEN</i> of node 1. d) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. e) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. g) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 50/50 pattern. h) Wait 5 μs.

Name	Failure: TxEN unconnected
	i) Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes shall be in logical HIGH state while the IUT in node 24 is stimulated to transmit, i.e. the IUT in node 24 shall be fail silent while TxEN is unconnected. — <i>uRxD</i> of node 24 shall contain the 50/50 pattern transmitted by node 1. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state before the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 1. Then, <i>uRxEN</i> of node 24 shall be in logical LOW state while <i>uRxD</i> of node 24 signals the received patterns.

9.3.9.4 Failure: TxD unconnected

Table 217 defines the test case for failure: TxD unconnected.

Table 217 — Test case for failure: TxD unconnected

Name	Failure: TxD unconnected
Test purpose	This test checks the behaviour of the IUT in case of an unconnected TxD signal according to ISO 17458-4. This test case considers only the <i>BD_Normal</i> mode.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: TxD unconnected. — Communication: node 24 and 1 as transmitter.
Preamble (setup state)	— Standard preamble. — Switch TxD signal of node 24 to unconnected according to Figure 19 and Table 26, failure FL6.
Test execution	a) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. b) Observe and acquire <i>uTxD</i> at <i>TP_N1_TxD</i> of node 1. c) Observe and acquire <i>uTxEN</i> at <i>TP_N1_TxEN</i> of node 1. d) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. e) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. f) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one wakeup

Name	Failure: TxD disconnected
	pattern, followed by one TSS pattern, followed by one 50/50 pattern. i) Wait 5 μs. j) Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes except node 24 shall contain a logical LOW state sequence of at least 11 bit times after the IUT in node 24 starts TSS pattern transmission (corresponding falling edge of <i>uTxEN</i> of node 24), i.e. the IUT in node 24 reads TxD as logical LOW state while TxD is unconnected. — <i>uRxD</i> of node 24 shall contain the 50/50 pattern transmitted by node 1. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while <i>uRxD</i> of node 24 signals the received patterns. — No error shall be signalled via the host interface of node 24.

9.3.9.5 Failure: BGE unconnected

Table 218 defines the test case for failure: BGE unconnected.

Table 218 — Test case for failure: BGE unconnected

Name	Failure: BGE unconnected
Test purpose	This test checks the behaviour of the IUT in case of an unconnected BGE signal according to ISO 17458-4. This test case is skipped if the Functional class “Bus driver – bus guardian interface” is not implemented. This test case considers only the <i>BD_Normal</i> mode.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: BGE unconnected. — Communication: node 24 and 1 as transmitter.
Preamble (setup state)	— Standard preamble. — Switch BGE signal of node 24 to unconnected according to Figure 19 and Table 26, failure FL10.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uTxD</i> at <i>TP_N1_TxD</i> of node 1. d) Observe and acquire <i>uTxEN</i> at <i>TP_N1_TxEN</i> of node 1. e) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. f) In case of an available RxEN signal, observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. g) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24.

Name	Failure: BGE unconnected
	h) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 50/50 pattern. i) Wait 5 μs. j) Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes shall be in logical HIGH state while the IUT in node 24 is stimulated to transmit, i.e. the IUT in node 24 shall be fail silent while BGE is unconnected. — <i>uRxD</i> of node 24 shall contain the 50/50 pattern transmitted by node 1. — In case of an available RxEN signal, <i>uRxEN</i> of node 24 shall be in logical HIGH state before the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 1. Then, <i>uRxEN</i> of node 24 shall be in logical LOW state while <i>uRxD</i> of node 24 signals the received patterns. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution.

9.3.9.6 Failure: V_{BAT} interrupted, V_{CC} implemented

Table 219 defines the test case for failure: V_{BAT} interrupted, V_{CC} implemented.

Table 219 — Test case for failure: V_{BAT} interrupted, V_{CC} implemented

Name	Failure: V_{BAT} interrupted, V_{CC} implemented
Test purpose	This test checks the behaviour of the IUT in case of an interruption of V_{BAT} according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: V_{BAT} interrupted. — Communication: none.
Preamble (setup state)	— Standard preamble. — Interrupt supply wire V_{BAT} of the IUT in node 24 according to Figure 19 and Table 26, failure FL1.
Test execution	a) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. b) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. c) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. d) Wait at least 200 μs. The duration of the observation and acquisition shall be at least 100 samples for each signal.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — $uRxD$ of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled via the host interface of node 24.

Name	Failure: V _{BAT} interrupted, V _{CC} implemented
	— In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

9.3.9.7 Failure: V_{CC} interrupted, V_{BAT} implemented

Table 220 defines the test case for failure: V_{CC} interrupted, V_{BAT} implemented.

Table 220 — Test case for failure: V_{CC} interrupted, V_{BAT} implemented

Name	Failure: V_{CC} interrupted, V_{BAT} implemented
Test purpose	This test checks the behaviour of the IUT in case of an interruption of V_{CC} according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: V_{CC} interrupted. — Communication: none.
Preamble (setup state)	— Standard preamble. — Interrupt supply wire V_{CC} of the IUT in node 24 according to Figure 19 and Table 26, failure FL2.
Test execution	a) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. b) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. The duration of the observation and acquisition shall be at least 100 samples for each signal.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — In case that V_{IO} is not implemented: — $uRxD$ of node 24 shall be in logical LOW state during the test execution.

Name	Failure: V_{CC} interrupted, V_{BAT} implemented
	— In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state during the test execution. — $uINH1$ of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution. — In case that V_{IO} is implemented: — $uRxD$ of node 24 shall be in logical HIGH state during the test execution. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution. — $uINH1$ of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — An error shall be signalled via the host interface of node 24.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

9.3.9.8 Failure: BP and BM interrupted

Table 221 defines the test case for failure: BP and BM interrupted.

Table 221 — Test case for failure: BP and BM interrupted

Name	Failure: BP and BM interrupted
Test purpose	This test checks the behaviour of the IUT in case of an interruption of the bus lines BP and BM according to ISO 17458-4. This test case considers only the <i>BD_Normal</i> mode.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: BP and BM interrupted. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Interrupt the bus wires BP and BM of the IUT in node 23 according to Figure 23 and Table 26, failure FL25. The interruption of the bus wires BP and BM of the IUT in node 23 shall be performed between the termination and the test plane TP2.
Test execution	The observation of <i>uBus</i> shall ensure that the bus lines signal <i>Idle</i> state due to the failure according to ISO 17458-4. The observation window for the scope shall be 5 μs. The trigger of the oscilloscope shall be synchronously with the first falling edge of <i>N24_TxEN</i>. a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 24 and node 23. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 24 and node 23. c) Observe and acquire <i>uRxD</i> at <i>TP_N23_RxD</i> of node 23. d) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N23_RxEN</i> of node 23. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2.

Name	Failure: BP and BM interrupted
	f) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N23_INH1</i> of node 23. g) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. h) Wait 5 μs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— Due to loopback functionality, <i>uRxD</i> of node 23 shall contain the transmitted pattern while node 23 is stimulated to transmit and <i>uRxEN</i> of node 23 (in case of an available RxEN signal) shall be in logical LOW state. — <i>uRxD</i> of node 23 shall be in logical HIGH state while node 24 is stimulated to transmit, i.e. it shall not contain the 50/50 pattern transmitted by node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 23 shall be in logical HIGH state while node 24 is stimulated to transmit, i.e. node 23 shall not receive the 50/50 pattern transmitted by node 24. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — In case of an available INH1 signal <i>uINH1</i> of node 23 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution.

9.3.10 Failure.Short-circuits

9.3.10.1 TxEN shorted to GND

Table 222 defines the test case for TxEN shorted to GND.

Table 222 — Test case for TxEN shorted to GND

Name	TxEN shorted to GND
Test purpose	This test checks the behaviour of the IUT when TxEN is shorted to GND according to ISO 17458-4.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: short-circuit of TxEN and GND. — Communication: node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uRxD$ at TP_N23_RxD of node 23. d) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. e) In case of an available INH1 signal observe and acquire $uINH1$ at TP_N24_INH1 of node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N23_RxEN of node 23. g) Short-circuit TxEN and GND of the IUT in node 24 according to Figure 19 and Table 26, failure FL4. h) Stimulate the IUT in node 24 at TP_N24_TxD synchronously with the falling edge of $uTxEN$ of node 24 by a logical LOW state sequence of at least 2 600 μs.

Name	TxEN shorted to GND
Postamble	Standard postamble.
Pass criteria	For <i>dBdTxActiveMax</i> timeout measurement, a trigger event on the falling edge of <i>uTxEN</i> is required. — <i>uRxD</i> of node 23 shall be in logical HIGH state before the falling edge of <i>uTxD</i> of node 24. After the falling edge of <i>uTxEN</i> of node 24, <i>uRxD</i> of node 23 shall receive the logical LOW sequence applied at <i>TP_N24_TxD</i> of node 24 until the IUT of node 24 disables the transmission after a transmission length of at least 650 µs and not more than 2 600 µs. Thus, <i>uRxD</i> of node 23 shall return to logical HIGH state not later than 2 600 µs after the falling edge of <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 23 shall be in logical HIGH state before the falling edge of <i>uTxD</i> of node 24. After the falling edge of <i>uTxEN</i> of node 24, <i>uRxEN</i> of node 23 shall be the logical LOW state according to the sequence applied at <i>TP_N24_TxD</i> of node 24 until the IUT of node 24 disables the transmission after a transmission length of at least 650 µs and not more than 2 600 µs. Thus, <i>uRxEN</i> of node 23 shall return to logical HIGH state not later than 2 600 µs after the falling edge of <i>uTxEN</i> of node 24. — In case that hard wired signals as host interface are implemented: An error shall be signaled via the host interface of node 24 not earlier than 650 µs and not later than 2 600 µs + 100 µs after the falling edge of <i>uTxEN</i> of node 24. — In case that SPI as host interface is implemented: An error shall be signaled via the host interface of node 24 not earlier than 650 µs and not later than 2 600 µs + 200 µs after the falling edge of <i>uTxEN</i> of node 24. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.11 Power Supply.Undervoltage V_{BAT}

9.3.11.1 Undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in *BD_Normal* mode

Table 223 defines the test case for undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in *BD_Normal* mode.

Table 223 — Test case for undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in *BD_Normal* mode

Name	Undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in <i>BD_Normal</i> mode
Test purpose	This test checks the behaviour of the IUT under the fault condition of an undervoltage of V_{BAT} occurring in <i>BD_Normal</i> mode if V_{CC} is not implemented and no other stress condition is present according to ISO 17458-4. In case of an available V_{CC} supply input, see test case 9.3.7.2 and following and skip this test case. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is implemented — the Functional class “Bus driver internal voltage regulator” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. f) After the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. g) Trigger the scope to start the observation synchronously with the stimuli at

Name	Undervoltage of V_{BAT}, V_{CC} = not implemented, occurring in <i>BD_Normal</i> mode
	<i>TP_N24_TxEN</i> of node 24. h) Wait until the end of the scope observation window, i.e. 5 μs.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDT_{xidle}$).

9.3.11.2 Undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in *BD_Standby* mode

Table 224 defines the test case for undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in *BD_Standby* mode.

Table 224 — Test case for undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in *BD_Standby* mode

Name	Undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in <i>BD_Standby</i> mode
Test purpose	This test checks the behaviour of the IUT under the fault condition of an undervoltage of V_{BAT} occurring in <i>BD_Standby</i> mode if V_{CC} is not implemented and no other stress condition is present according to ISO 17458-4. In case of an available V_{CC} supply input, see test case 9.3.7.7 and following and skip this test case. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is implemented — the Functional class “Bus driver internal voltage regulator” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standby preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) In case of an available V_{IO} input observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. e) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. f) After the undervoltage reaction time, stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. g) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. h) Wait until the end of the scope observation window, i.e. 5 μs.

Name	Undervoltage of V_{BAT}, V_{CC} = not implemented, occurring in <i>BD_Standby</i> mode
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented and a V_{IO} input is available: No error shall be signalled via the host interface of node 24 during the test execution signaling that no wakeup was received according ISO 17458-4. — In case that SPI as host interface is implemented and a V_{IO} input is available: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

9.3.11.3 Undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in *BD_ReceiveOnly* mode

Table 225 defines the test case for undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in *BD_ReceiveOnly* mode.

Table 225 — Test case for undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in *BD_ReceiveOnly* mode

Name	Undervoltage of V_{BAT} , V_{CC} = not implemented, occurring in <i>BD_ReceiveOnly</i> mode
Test purpose	This test checks the behaviour of the IUT under the fault condition of an undervoltage of V_{BAT} occurring in <i>BD_ReceiveOnly</i> mode if V_{CC} is not implemented and no other stress condition is present according to ISO 17458-4. In case of an available V_{CC} supply input, see test case 9.3.7.3 and following and skip this test case. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is implemented — the Functional class “Bus driver internal voltage regulator” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	ReceiveOnly preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. f) After the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. g) Trigger the scope to start the observation synchronously with the stimuli at

Name	Undervoltage of V_{BAT}, V_{CC} = not implemented, occurring in <i>BD_ReceiveOnly</i> mode
	<i>TP_N24_TxEN</i> of node 24. h) Wait until the end of the scope observation window, i.e. 5 μs.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDT_{xidle}$).

9.3.11.4 Undervoltage of V_{BAT} , occurring in *BD_Sleep* mode

Table 226 defines the test case for undervoltage of V_{BAT} , occurring in *BD_Sleep* mode.

Table 226 — Test case for undervoltage of V_{BAT} , occurring in *BD_Sleep* mode

Name	Undervoltage of V_{BAT} , occurring in <i>BD_Sleep</i> mode
Test purpose	This test checks the behaviour of the IUT under the fault condition of an undervoltage of V_{BAT} occurring in <i>BD_Sleep</i> mode if no other stress condition is present according to ISO 17458-4. This test case is skipped if neither the Functional class "Bus driver voltage regulator control" nor the subgroup BDControl within the Functional class "Bus driver internal voltage regulator" is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Sleep preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) In case a V_{IO} or a V_{CC} input is implemented, observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. f) After the undervoltage is applied, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. g) Trigger the scope to start the observation synchronously with the stimuli at

Name	Undervoltage of V_{BAT}, occurring in <i>BD_Sleep</i> mode
	<i>TP_N24_TxEN</i> of node 24. h) Wait until the end of the scope observation window, i.e. 5 μs.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case a V_{IO} or a V_{CC} input is implemented and hard wired signals as host interface are implemented: No error shall be signalled via the host interface of node 24 during the test execution, i.e. no wakeup was received. — In case a V_{IO} or a V_{CC} input is implemented and SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms $\pm$ 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDT_{Xidle}$).

9.3.11.5 IUT remains in *BD_Sleep* mode while undervoltage of V_{BAT} and host commands *BD_Normal* mode

Table 227 defines the test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{BAT} and host commands *BD_Normal* mode.

Table 227 — Test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{BAT} and host commands *BD_Normal* mode

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{BAT} and host commands <i>BD_Normal</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Sleep</i> mode while undervoltage of V_{BAT} and the host commands a mode change to <i>BD_Normal</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — neither a V_{IO} reference voltage nor a V_{CC} power supply is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24.

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{BAT} and host commands <i>BD_Normal</i> mode
	c) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. d) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. e) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. h) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. i) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. j) After 100 μs stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. k) Wait 5,0 μs. l) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by two 50/50 patterns. m) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. n) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: An error shall be signaled via the host interface of node 24 latest 100 μs after the host command is applied. — In case that SPI as host interface is implemented: An error shall be signaled via the host interface of node 24 latest 200 μs after the host command is applied. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$). — $uRxD$ of node 24 and node 23 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 23. — $uRxD$ of node 23 and node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 24. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution.

9.3.11.6 IUT remains in *BD_Sleep* mode while undervoltage of V_{BAT} and host commands *BD_ReceiveOnly* mode

Table 228 defines the test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{BAT} and host commands *BD_ReceiveOnly* mode.

Table 228 — Test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{BAT} and host commands *BD_ReceiveOnly* mode

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{BAT} and host commands <i>BD_ReceiveOnly</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Sleep</i> mode while undervoltage of V_{BAT} and the host commands a mode change to <i>BD_ReceiveOnly</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented — neither a V_{IO} reference voltage nor a V_{CC} power supply is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24.

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{BAT} and host commands <i>BD_ReceiveOnly</i> mode
	b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. d) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. e) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. g) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. h) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. i) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. j) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Wait 5,0 μs. l) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns. m) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. n) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 100 μs after the host command is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 200 μs after the host command is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 24 and node 23 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

9.3.11.7 IUT remains in *BD_Sleep* mode while undervoltage of V_{BAT} and host commands *BD_Standby* mode

Table 229 defines the test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{BAT} and host commands *BD_Standby* mode.

Table 229 — Test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{BAT} and host commands *BD_Standby* mode

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{BAT} and host commands <i>BD_Standby</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Sleep</i> mode while undervoltage of V_{BAT} and the host commands a mode change to <i>BD_Standby</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — neither a V_{IO} reference voltage nor a V_{CC} power supply is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5.0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	- Observe and acquire $uTxD$ at TP_N24_TxD of node 24. - Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. - Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23.

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{BAT} and host commands <i>BD_Standby</i> mode
	d) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. e) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. h) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. i) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. j) After 100 μs stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. k) Wait 5,0 μs. l) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by two 50/50 patterns. m) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. n) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: No error shall be signalled via the host interface of node 24 100 μs after the host command is applied, i.e. no wakeup was received. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 200 μs after the host command is applied. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDT_{xIdle}$). — $uRxD$ of node 24 and node 23 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 23. — $uRxD$ of node 23 and node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 24. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution.

9.3.11.8 IUT remains in *BD_Standby* while undervoltage V_{BAT} and host commands *BD_Normal* (*BD_Sleep* not implemented)

Table 230 defines the test case for IUT remains in *BD_Standby* while undervoltage V_{BAT} and host commands *BD_Normal* (*BD_Sleep* not implemented).

Table 230 — Test case for IUT remains in *BD_Standby* while undervoltage V_{BAT} and host commands *BD_Normal* (*BD_Sleep* not implemented)

Name	IUT remains in <i>BD_Standby</i> while undervoltage V_{BAT} and host commands <i>BD_Normal</i> (<i>BD_Sleep</i> not implemented)
Test purpose	This test checks the ability of the IUT to remain in <i>BD_Standby</i> mode due to an undervoltage of V_{BAT} and to ignore the host command to change to <i>BD_Normal</i> mode because undervoltage conditions overrule the host command while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” or the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver internal voltage regulator” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standby preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	- Observe and acquire $uTxD$ at TP_N24_TxD of node 24. - Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. - Observe and acquire $uTxD$ at TP_N23_TxD of node 23. - Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. - Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. - In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. - Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window

Name	IUT remains in <i>BD_Standby</i> while undervoltage V_{BAT} and host commands <i>BD_Normal</i> (<i>BD_Sleep</i> not implemented)
	described in 9.1.4.2. h) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. i) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. j) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Wait 5,0 μs. l) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns. m) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. n) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: An error shall be signalled via the host interface of node 24 latest 100 μs after the host command is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 200 μs after the host command is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>). — <i>uRxD</i> of node 24 and node 23 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.11.9 IUT remains in *BD_Standby* while undervoltage V_{BAT} and host commands *BD_ReceiveOnly*

Table 231 defines the test case for IUT remains in *BD_Standby* while undervoltage V_{BAT} and host commands *BD_ReceiveOnly*.

Table 231 — Test case for IUT remains in *BD_Standby* while undervoltage V_{BAT} and host commands *BD_ReceiveOnly*

Name	IUT remains in <i>BD_Standby</i> while undervoltage V_{BAT} and host commands <i>BD_ReceiveOnly</i>
Test purpose	This test checks the ability of the IUT to remain in <i>BD_Standby</i> mode due to an undervoltage of V_{BAT} and to ignore the host command to change to <i>BD_ReceiveOnly</i> mode because undervoltage conditions overrule the host command while no stress condition is present. This test case is skipped if — either the Functional class “Bus driver voltage regulator control” or the subgroup BDCControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver internal voltage regulator” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the <i>BD_ReceiveOnly</i> is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V — Failure: none. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standby preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. d) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. e) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window

Name	IUT remains in <i>BD_Standby</i> while undervoltage V_{BAT} and host commands <i>BD_ReceiveOnly</i>
	described in 9.1.4.2. h) Observe and acquire the error signal of the host interface (<i>TP_N24_INTN</i>) of node 24. i) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. j) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Wait 5,0 μs. l) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns. m) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. n) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: An error shall be signalled via the host interface of node 24 latest 100 μs after the host command is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 200 μs after the host command is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDT_{Idle}</i>). — <i>uRxD</i> of node 24 and node 23 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.11.10 Reset SPI interrupt line after undervoltage of V_{BAT}

Table 232 defines the test case for reset SPI interrupt line after undervoltage of V_{BAT} .

Table 232 — Test case for reset SPI interrupt line after undervoltage of V_{BAT}

Name	Reset SPI interrupt line after undervoltage of V_{BAT}
Test purpose	This test checks the behaviour of the IUT when the SPI interrupt line is been reset due to host command according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver internal voltage regulator” is implemented and the Functional class “Bus driver logic level adaptation” is not implemented; i.e. if V_{CC} is not implemented then V_{IO} shall be implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of the IUT in node 24: default. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Standby preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uINTN$ at TP_N24_INTN of node 24. b) Observe and acquire $uSCSN$ at TP_N24_SCSN of node 24 c) Set the external V_{BAT} power supply of the IUT in node 24 to the default implementation

Name	Reset SPI interrupt line after undervoltage of V_{BAT}
	value. d) After at least 10 ms reset the SPI interrupt line of the IUT in node 24 via $uSCSN$ at TP_N24_SCSN of node 24. e) Trigger the logic analyzer to start the observation synchronously with the stimuli at the host interface of node 24, i.e. with the first falling edge of $uSCSN$ signal at TP_N24_SCSN of node 24.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. $uINTN$ at TP_N24_INTN of node 24 shall be in logical LOW state initially. Latest 100 μs after $uSCSN$ at TP_N24_SCSN of node 24 returns to high $uINTN$ at TP_N24_INTN of node 24 shall change to logical HIGH state.

9.3.12 Power Supply.Undervoltage V_{CC}

9.3.12.1 Undervoltage of V_{CC} , V_{BAT} not implemented, occurring in *BD_Normal* mode

Table 233 defines the test case for undervoltage of V_{CC} , V_{BAT} not implemented, occurring in *BD_Normal* mode.

Table 233 — Test case for undervoltage of V_{CC} , V_{BAT} not implemented, occurring in *BD_Normal* mode

Name	Undervoltage of V_{CC} , V_{BAT} not implemented, occurring in <i>BD_Normal</i> mode
Test purpose	This test checks the behaviour of the IUT under the fault condition of an undervoltage of V_{CC} occurring in <i>BD_Normal</i> mode if V_{BAT} is not implemented and no other stress condition is present according to ISO 17458-4. In case of an available V_{BAT} supply input, see test case 9.3.5.10 and following and skip this test case. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver voltage regulator control” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} supply input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. f) After the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. g) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. h) Wait until the end of the scope observation window, i.e. 5 μs.

Name	Undervoltage of V_{CC}, V_{BAT} not implemented, occurring in <i>BD_Normal</i> mode
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{BAT} voltage at the IUTs supply input has dropped to $V_{BATUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface and V_{IO} is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$).

9.3.12.2 Undervoltage of V_{CC} , V_{BAT} = not implemented, occurring in *BD_Standby* mode

Table 234 defines the test case for undervoltage of V_{CC} , V_{BAT} = not implemented, occurring in *BD_Standby* mode.

Table 234 — Test case for undervoltage of V_{CC} , V_{BAT} = not implemented, occurring in *BD_Standby* mode

Name	Undervoltage of V_{CC} , V_{BAT} = not implemented, occurring in <i>BD_Standby</i> mode
Test purpose	This test checks the behaviour of the IUT under the fault condition of an undervoltage of V_{CC} occurring in <i>BD_Standby</i> mode if V_{BAT} is not implemented and no other stress condition is present according to ISO 17458-4. In case of an available V_{BAT} supply input, see test case 9.3.5.13 and following and skip this test case. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver voltage regulator control” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} supply input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Standby preamble.
Test execution	a) Observe and acquire u_{TxD} at TP_N24_TxD of node 24. b) Observe and acquire u_{TxEN} at TP_N24_TxEN of node 24. c) In case that V_{IO} is implemented observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Observe and acquire u_{Bus} at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. f) Wait 1 000 ms. g) After the undervoltage reaction time, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. h) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24. i) Wait until the end of the scope observation window, i.e. 5 μs.

Name	Undervoltage of V_{CC}, V_{BAT} = not implemented, occurring in <i>BD_Standby</i> mode
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that V_{IO} is implemented: — In case that hard wired signals as host interface are implemented: No error shall be signalled via the host interface of node 24 during the test execution signaling that no wakeup was received according ISO 17458-4. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDT_{xidle}$).

9.3.12.3 Undervoltage of V_{CC} , V_{BAT} = not implemented, occurring in *BD_ReceiveOnly* mode

Table 235 defines the test case for undervoltage of V_{CC} , V_{BAT} = not implemented, occurring in *BD_ReceiveOnly* mode.

Table 235 — Test case for undervoltage of V_{CC} , V_{BAT} = not implemented, occurring in *BD_ReceiveOnly* mode

Name	Undervoltage of V_{CC} , V_{BAT} = not implemented, occurring in <i>BD_ReceiveOnly</i> mode
Test purpose	This test checks the behaviour of the IUT under the fault condition of an undervoltage of V_{CC} occurring in <i>BD_ReceiveOnly</i> mode if V_{BAT} is not implemented and no other stress condition is present according to ISO 17458-4. In case of an available V_{BAT} supply input, see test case 9.3.5.11 and following and skip this test case. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver voltage regulator control” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	ReceiveOnly preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. f) After the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High pattern. g) Trigger the scope to start the observation synchronously with the stimuli at TP_N24_TxEN of node 24.

Name	Undervoltage of V_{CC}, V_{BAT} = not implemented, occurring in <i>BD_ReceiveOnly</i> mode
	h) Wait until the end of the scope observation window, i.e. 5 μ s.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{CC} voltage at the IUTs supply input has dropped to $V_{CCUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface and V_{IO} is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>).

9.3.12.4 IUT remains in *BD_Sleep* mode while undervoltage of V_{CC} and host commands *BD_Normal* mode

Table 236 defines the test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{CC} and host commands *BD_Normal* mode.

Table 236 — Test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{CC} and host commands *BD_Normal* mode

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{CC} and host commands <i>BD_Normal</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Sleep</i> mode while undervoltage of V_{CC} and the host commands a mode change to <i>BD_Normal</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. d) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. e) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. f) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. g) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. h) Observe and acquire the error signal of the host interface (TP_N24_ERRN or

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{CC} and host commands <i>BD_Normal</i> mode
	<i>TP_N24_INTN</i>) of node 24. i) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. j) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. k) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. l) Wait 5,0 μs. m) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns. n) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. o) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical LOW state during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the test execution. — An error shall be signaled via the host interface of node 24 during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within Idle range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDT_{Idle}</i>). — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution.

9.3.12.5 IUT remains in *BD_Sleep* mode while undervoltage of V_{CC} and host commands *BD_ReceiveOnly* mode

Table 237 defines the test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{CC} and host commands *BD_ReceiveOnly* mode.

Table 237 — Test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{CC} and host commands *BD_ReceiveOnly* mode

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{CC} and host commands <i>BD_ReceiveOnly</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Sleep</i> mode while undervoltage of V_{CC} and the host commands a mode change to <i>BD_ReceiveOnly</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. d) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. e) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. f) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. g) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{CC} and host commands <i>BD_ReceiveOnly</i> mode
	node 24. h) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. i) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. j) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. k) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. l) Wait 5,0 μs. m) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns. n) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. o) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical LOW state during the test execution. — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the test execution. — An error shall be signaled via the host interface of node 24 during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within Idle range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution.

9.3.12.6 IUT remains in *BD_Sleep* mode while undervoltage of V_{CC} and host commands *BD_Standby* mode

Table 238 defines the test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{CC} and host commands *BD_Standby* mode.

Table 238 — Test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{CC} and host commands *BD_Standby* mode

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{CC} and host commands <i>BD_Standby</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Sleep</i> mode while undervoltage of V_{CC} and the host commands a mode change to <i>BD_Standby</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. d) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. e) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_N24_RxEN of node 24. g) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24.

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{CC} and host commands <i>BD_Standby</i> mode
	h) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. i) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. j) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. k) Wait 5,0 μs. l) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns. m) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. n) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall be in logical LOW state during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state during the test execution. — An error shall be signaled via the host interface of node 24 during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within Idle range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDT_{xidle}</i>). — <i>uINH1</i> of node 24 shall be in logical LOW state (Sleep) during the test execution.

9.3.12.7 IUT remains in *BD_Standby* mode while undervoltage of V_{CC} and host commands *BD_Normal* mode

Table 239 defines the test case for IUT remains in *BD_Standby* mode while undervoltage of V_{CC} and host commands *BD_Normal* mode.

Table 239 — Test case for IUT remains in *BD_Standby* mode while undervoltage of V_{CC} and host commands *BD_Normal* mode

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{CC} and host commands <i>BD_Normal</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Standby</i> mode while undervoltage of V_{CC} and the host commands a mode change to <i>BD_Normal</i> if no other stress condition is present according to table ISO 17458-4. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_N24_INH1 of node 24.

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{CC} and host commands <i>BD_Normal</i> mode
	d) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. e) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. g) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. h) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. i) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. j) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. k) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. l) Wait 5,0 μs. m) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns. n) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. o) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{CC} and host commands <i>BD_Normal</i> mode
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal $uINH1$ of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — $uRxD$ of node 24 and node 23 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 23. — $uRxD$ of node 23 and node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 24. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 100 μs after the host command is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 200 μs after the host command is applied. — $uBus$ at TP4_N23 of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of $uTxEN$ of node 24. The absolute bus voltage shall not exceed 30mV ($uBDTx_{idle}$).

9.3.12.8 IUT remains in *BD_Standby* mode while undervoltage of V_{CC} and host commands *BD_ReceiveOnly* mode

Table 240 defines the test case for IUT remains in *BD_Standby* mode while undervoltage of V_{CC} and host commands *BD_ReceiveOnly* mode.

Table 240 — Test case for IUT remains in *BD_Standby* mode while undervoltage of V_{CC} and host commands *BD_ReceiveOnly* mode

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{CC} and host commands <i>BD_ReceiveOnly</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Standby</i> mode while undervoltage of V_{CC} and the host commands a mode change to <i>BD_ReceiveOnly</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of the IUT in node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_N24_INH1 of

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{CC} and host commands <i>BD_ReceiveOnly</i> mode
	node 24. d) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. e) In case of an available V_{IO} input: f) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. h) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. i) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. j) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. k) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. l) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 10Bit High pattern. m) Wait 5,0 μs. n) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by two 50/50 patterns. o) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. p) Trigger the logic analyzer to start the observation synchronously with the stimulation at the host interface of node 24.

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{CC} and host commands <i>BD_ReceiveOnly</i> mode
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — In case of an available V_{IO} input: — In case of an available <i>INH1</i> signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — <i>uRxD</i> of node 24 and node 23 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 100 μs after the host command is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 200 μs after the host command is applied. — In case that a V_{IO} input is not available: In case of an available <i>INH1</i> signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>).

9.3.13 Power Supply.Undervoltage V_{IO}

9.3.13.1 Undervoltage of V_{IO} occurring in *BD_Sleep* mode

Table 241 defines the test case for undervoltage of V_{IO} occurring in *BD_Sleep* mode.

Table 241 — Test case for undervoltage of V_{IO} occurring in *BD_Sleep* mode

Name	Undervoltage of V_{IO} occurring in <i>BD_Sleep</i> mode
Test purpose	This test checks the behaviour of the IUT under the fault condition of an undervoltage of V_{IO} occurring in <i>BD_Sleep</i> mode if no other stress condition is present according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDCControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	Sleep preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. e) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. f) Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. g) After the falling edge of the error signal of node 24, stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 10Bit High

Name	Undervoltage of V_{IO} occurring in <i>BD_Sleep</i> mode
	pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24.
Postamble	Standard postamble.
Pass criteria	Undervoltage detection timeout measurement requires a trigger event when V_{IO} voltage at the IUTs supply input has dropped to $V_{IOUndervoltage}$. Adaptation of the thresholds for digital signals may be required. — In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 100 μs after the undervoltage is applied. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 1 000 ms + 200 μs after the undervoltage is applied. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$). — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution.

9.3.13.2 IUT remains in *BD_Sleep* mode while undervoltage of V_{IO} and host commands *BD_Normal* mode

Table 242 defines the test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{IO} and host commands *BD_Normal* mode.

Table 242 — Test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{IO} and host commands *BD_Normal* mode

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{IO} and host commands <i>BD_Normal</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Sleep</i> mode while undervoltage of V_{IO} and the host commands a mode change to <i>BD_Normal</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{IO} and host commands <i>BD_Normal</i> mode
	<i>TP_N24_INTN</i>) of node 24. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. g) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window, i.e. 5 μs.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — An error shall be signalled via the host interface of node 24 during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution.

9.3.13.3 IUT remains in *BD_Sleep* mode while undervoltage of V_{IO} and host commands *BD_ReceiveOnly* mode

Table 243 defines the test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{IO} and host commands *BD_ReceiveOnly* mode.

Table 243 — Test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{IO} and host commands *BD_ReceiveOnly* mode

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{IO} and host commands <i>BD_ReceiveOnly</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Sleep</i> mode while undervoltage of V_{IO} and the host commands a mode change to <i>BD_ReceiveOnly</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5.0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$ — Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N24_TxD</i> of node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_N24_TxEN</i> of node 24. c) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24.

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{IO} and host commands <i>BD_ReceiveOnly</i> mode
	d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. g) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window, i.e. 5 μs.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — An error shall be signalled via the host interface of node 24 during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxidle</i>). — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution.

9.3.13.4 IUT remains in *BD_Sleep* mode while undervoltage of V_{IO} and host commands *BD_Standby* mode

Table 244 defines the test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{IO} and host commands *BD_Standby* mode.

Table 244 — Test case for IUT remains in *BD_Sleep* mode while undervoltage of V_{IO} and host commands *BD_Standby* mode

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{IO} and host commands <i>BD_Standby</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Sleep</i> mode while undervoltage of V_{IO} and the host commands a mode change to <i>BD_Standby</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage: — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$ — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. d) Observe and acquire the error signal of the host interface (TP_N24_ERRN or

Name	IUT remains in <i>BD_Sleep</i> mode while undervoltage of V_{IO} and host commands <i>BD_Standby</i> mode
	<i>TP_N24_INTN</i>) of node 24. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Standby</i>. g) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window, i.e. 5 μs.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — An error shall be signalled via the host interface of node 24 during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution.

9.3.13.5 IUT remains in *BD_Standby* mode while undervoltage of V_{IO} and host commands *BD_Normal* mode

Table 245 defines the test case for IUT remains in *BD_Standby* mode while undervoltage of V_{IO} and host commands *BD_Normal* mode.

Table 245 — Test case for IUT remains in *BD_Standby* mode while undervoltage of V_{IO} and host commands *BD_Normal* mode

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{IO} and host commands <i>BD_Normal</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Standby</i> mode while undervoltage of V_{IO} and the host commands a mode change to <i>BD_Normal</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — either the Functional class “Bus driver voltage regulator control” or the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} is both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire u_{TxD} at TP_N24_TxD of node 24. b) Observe and acquire u_{TxEN} at TP_N24_TxEN of node 24. c) Observe and acquire u_{INH1} at TP_N24_INH1 of node 24. d) Observe and acquire the error signal of the host interface (TP_N24_ERRN or

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{IO} and host commands <i>BD_Normal</i> mode
	<i>TP_N24_INTN</i>) of node 24. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. g) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window, i.e. 5 μs.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — An error shall be signalled via the host interface of node 24 during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) during the test execution.

9.3.13.6 IUT remains in *BD_Standby* mode while undervoltage of V_{IO} and host commands *BD_ReceiveOnly* mode

Table 246 defines the test case for IUT remains in *BD_Standby* mode while undervoltage of V_{IO} and host commands *BD_ReceiveOnly* mode.

Table 246 — Test case for IUT remains in *BD_Standby* mode while undervoltage of V_{IO} and host commands *BD_ReceiveOnly* mode

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{IO} and host commands <i>BD_ReceiveOnly</i> mode
Test purpose	This test checks the behaviour of the IUT to remain in <i>BD_Standby</i> mode while undervoltage of V_{IO} and the host commands a mode change to <i>BD_ReceiveOnly</i> if no other stress condition is present according to ISO 17458-4. This test case is skipped if — either the Functional class “Bus driver voltage regulator control” or the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} is both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V — Failure: none. — Communication: node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24.

Name	IUT remains in <i>BD_Standby</i> mode while undervoltage of V_{IO} and host commands <i>BD_ReceiveOnly</i> mode
	d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) Stimulate the IUT in node 24 via the host interface to enter <i>BD_ReceiveOnly</i>. g) After 100 μs stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N24_TxEN</i> of node 24. i) Wait until the end of the scope observation window, i.e. 5 μs.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — An error shall be signalled via the host interface of node 24 during the test execution. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, beginning with the falling edge of <i>uTxEN</i> of node 24. The absolute bus voltage shall not exceed 30 mV (<i>uBDTxidle</i>). — <i>uINH1</i> of node 24 shall be in logical LOW state (Sleep) during the test execution.

9.3.14 Dynamic Low Battery Voltage

9.3.14.1 Dynamic low battery occurring in *BD_Normal* mode

Table 247 defines the test case for dynamic low battery occurring in *BD_Normal* mode.

Table 247 — Test case for dynamic low battery occurring in *BD_Normal* mode

Name	Dynamic low battery occurring in <i>BD_Normal</i> mode
Test purpose	This test checks the behaviour of the IUT after a dynamic low battery voltage pulse according to 7.4 occurring in <i>BD_Normal</i> mode. This test case is skipped if the Functional class “Bus driver voltage regulator control” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: 11,6 V. — V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test). — Test signal: U_S/t_{r1} as specified in 7.4.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) Observe and acquire $uINH1$ at TP_Nx_INH1 of all nodes. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes. f) Stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence. At least one more sequence shall be transmitted after the end of the dynamic low battery voltage pulse. The bit duration in this test case shall be $gdBit=25\ \mu s$, because the memory depth of the logic analyzer is much too small to acquire 10 seconds with a 100 ns bit time. The gap between the messages in matrix A shall be 9,25 ms. g) After the first communication round trigger the dynamic low battery pulse.
Postamble	Standard postamble.
Pass criteria	— $uRxD$ of all nodes shall contain all 50/50 patterns transmitted by all nodes (according to $uTxD$ and

Name	Dynamic low battery occurring in <i>BD_Normal</i> mode
	<i>uTxEN</i> of all nodes), i.e. all data shall be transmitted and received by the IUTs in all nodes. — <i>uINH1</i> of all nodes shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

9.3.14.2 Dynamic low battery occurring in *BD_Standby* mode

Table 248 defines the test case for dynamic low battery occurring in *BD_Standby* mode.

Table 248 — Test case for dynamic low battery occurring in *BD_Standby* mode

Name	Dynamic low battery occurring in <i>BD_Standby</i> mode
Test purpose	This test checks the behaviour of the IUT after a dynamic low battery voltage pulse according to 7.4 occurring in <i>BD_Standby</i> mode. This test case is skipped if the Functional class "Bus driver voltage regulator control" is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: 11,6 V. — V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A. — Test signal: U_S/t_{r1} as specified in 7.4.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>.
Test execution	a) Observe and acquire u_{TxD} at TP_Nx_TxD of all nodes. b) Observe and acquire u_{TxEN} at TP_Nx_TxEN of all nodes. c) Observe and acquire u_{RxD} at TP_Nx_RxD of all nodes. d) Observe and acquire u_{INH1} at TP_Nx_INH1 of all nodes. e) In case of an available RxEN signal observe and acquire u_{RxEN} at TP_Nx_RxEN of all nodes. f) Stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one TSS pattern, followed by one 10/90 pattern. Repeat this sequence. At least one more sequence shall be transmitted after the end of the dynamic low battery voltage pulse. The bit duration in this test case shall be $gdBit = 25 \mu s$, because the memory depth of the logic analyzer is much too small to acquire 10 seconds with a 100 ns bit time. The gap between the messages in matrix A shall be 9,25 ms. g) After the first communication round trigger the dynamic low battery pulse.
Postamble	Standard postamble.
Pass criteria	— u_{RxD} of node 24 shall not contain any pattern of any other node, i.e. nothing is transmitted by the IUTs of all nodes except node 24.

Name	Dynamic low battery occurring in <i>BD_Standby</i> mode
	— <i>uRxD</i> of all nodes except node 24 shall not contain any pattern of node 24, i.e. the IUTs in all nodes except node 24 shall not receive any data. — <i>uRxD</i> of node 24 shall contain the pattern sent by himself, i.e. node 24 is able to receive its own transmission via the loopback interface. — <i>uINH1</i> of all nodes shall be in logical HIGH during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

9.3.14.3 Dynamic low battery occurring in *BD_Sleep* mode

Table 249 defines the test case for dynamic low battery occurring in *BD_Sleep* mode.

Table 249 — Test case for dynamic low battery occurring in *BD_Sleep* mode

Name	Dynamic low battery occurring in <i>BD_Sleep</i> mode
Test purpose	This test checks the behaviour of the IUT after a dynamic low battery voltage pulse according to 7.4 occurring in <i>BD_Sleep</i> mode. This test case is skipped if the Functional class "Bus driver voltage regulator control" is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: 11,6 V. — V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A. — Test signal: U_S/t_{r1} as specified in 7.4.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. The observation shall start 100 μs (<i>dBDMModeChange</i>) after the host command is applied.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of all nodes. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of all nodes. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire <i>uINH1</i> at <i>TP_Nx_INH1</i> of all nodes except node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. f) Stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern. Repeat this sequence. At least one more sequence shall be transmitted after the end of the dynamic low battery voltage pulse. The bit duration in this test case shall be <i>gdBit</i> = 25 μs, because the memory depth of the logic analyzer is much too small to acquire 10 seconds with a 100 ns bit time. The gap between the messages in matrix A shall be 9,25 ms. g) After the first communication round trigger the dynamic low battery pulse.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of node 24 shall not contain any pattern of any other node, i.e. nothing is transmitted by the

Name	Dynamic low battery occurring in <i>BD_Sleep</i> mode
	IUTs of all nodes except node 24. — <i>uRxD</i> of all nodes except node 24 shall not contain any pattern of node 24, i.e. the IUTs in all nodes except node 24 shall not receive any data. — <i>uRxD</i> of node 24 shall contain the pattern sent by himself, i.e. node 24 is able to receive its own transmission via the loopback interface. — <i>uINH1</i> of all nodes except node 24 shall be in logical LOW state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

9.3.14.4 Dynamic low battery occurring in *BD_ReceiveOnly* mode

Table 250 defines the test case for dynamic low battery occurring in *BD_ReceiveOnly* mode.

Table 250 — Test case for dynamic low battery occurring in *BD_ReceiveOnly* mode

Name	Dynamic low battery occurring in <i>BD_ReceiveOnly</i> mode
Test purpose	This test checks the behaviour of the IUT after a dynamic low battery voltage pulse according to 7.4 occurring in <i>BD_ReceiveOnly</i> mode. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: 11,6 V. — V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A. — Test signal: U_S/t_{r1} as specified in 7.4.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 24 via the host interface to enter <i>BD_Normal</i>. The observation shall start 100 μs (<i>dBDMModeChange</i>) after the host command is applied.
Test execution	a) Observe and acquire u_{TxD} at TP_Nx_TxD of all nodes. b) Observe and acquire u_{TxEN} at TP_Nx_TxEN of all nodes. c) Observe and acquire u_{RxD} at TP_Nx_RxD of all nodes. d) Observe and acquire u_{INH1} at TP_Nx_INH1 of all nodes. e) In case of an available RxEN signal observe and acquire u_{RxEN} at TP_Nx_RxEN of all nodes. f) Stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence. At least one more sequence shall be transmitted after the end of the dynamic low battery voltage pulse. The bit duration in this test case shall be $gdBit = 25 \mu s$, because the memory depth of the logic analyzer is much too small to acquire 10 seconds with a 100 ns bit time. The gap between the messages in matrix A shall be 9,25 ms. g) After the first communication round trigger the dynamic low battery pulse.

Name	Dynamic low battery occurring in <i>BD_ReceiveOnly</i> mode
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes shall contain the 50/50 patterns transmitted by node 24 (according to <i>uTxD</i> and <i>uTxEN</i> of node 24), i.e. all data transmitted shall be received by the IUTs in <i>BD_ReceiveOnly</i> mode. — <i>uRxD</i> of node 24 shall not contain any pattern of any other node, i.e. nothing is transmitted by the IUTs of all nodes except node 24. — <i>uINH1</i> of all nodes shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

9.3.15 Communication.Truncation

9.3.15.1 Path truncation

Table 251 defines the test case for path truncation.

Table 251 — Test case for path truncation

Name	Path truncation
Test purpose	This test checks the overall channel truncation if no stress condition is present according to the sum of all allowed truncation effects specified in ISO 17458-4. This test shall verify, that only the transmission start sequence is affected by truncation effects and that a protocol controller would decode the following data properly.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test).
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) Stimulate the IUT in the first transmitting node according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one wakeup pattern. e) Stimulate the IUTs in transmitting nodes according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	NOTE The maximum allowed truncation depends on the presence or not of the active star in the path between transmitter and receiver. The width of all received TSS patterns (logical LOW phase from the falling edge of the received TSS pattern to the rising edge of the first bit of the following 10/90 pattern) in $uRxD$ of all nodes shall be as follow: — If the active star is present in the path between transmitter and receiver, the received TSS pattern

Name	Path truncation
	should be at least 250 ns, i.e. the channel truncation shall be within the allowed range. — If the active star is not present in the path between transmitter and receiver, the received TSS pattern should be at least 700 ns, i.e. the channel truncation shall be within the allowed range.

Table 252 defines the test instances for path truncation test case defined in Table 251.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 252 — Test instances for path truncation

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.16 Failure.Short-circuit Bus Wires

9.3.16.1 Short-circuit bus wires to GND

Table 253 defines the test case for short-circuit bus wires to GND.

Table 253 — Test case for short-circuit bus wires to GND

Name	Short-circuit bus wires to GND
Test purpose	This test checks the ability of the IUT to limit the absolute current in case of a short-circuit of the bus wire to GND. Additionally it is checked that the IUT is not permanently damaged by the short-circuit.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case of an available V_{IO} input: V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to GND. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Short-circuit BP (failure FL11) of node 24 to GND at $TP2\_N24$.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. e) Observe and acquire $iBP_{GNDShortMax}$ at $TP\_N24\_R_{iBP}$ of node 24 (shall be at $TP1\_N24$). f) Stimulate the IUT of node 24 at TP_N24_TxD and TP_N24_TxEN by a short-circuit current measurement pattern according to 9.1.3.8. Repeat this sequence until at least 500 samples where taken by the data acquisition unit. g) Trigger the data acquisition unit to start the measurement 100 μs after the stimuli at node 24. Acquire at least 500 samples, while the IUT transmits <i>Data_0</i>, <i>Idle</i> and <i>Data_1</i>.

Name	Short-circuit bus wires to GND
	h) Switch off short-circuit BP (failure FL11) of node 24. Wait at least 12 seconds. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Wait 500 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— $iBP_{GNDShortMax} \leq 60$ mA. — The IUT of node 24 shall signal an error to the host after detecting the failure. — After switching off the failure: — <i>uRxD</i> of the IUT in node 24 shall receive the patterns that are stimulated at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> of node 23 and signal them at <i>TP_N24_RxD</i> accordingly. — <i>uRxD</i> of the IUT in node 23 shall receive the patterns that are stimulated at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> of node 24 and signal them at <i>TP_N23_RxD</i> accordingly. — In case of an available RxEN signal <i>uRxEN</i> at <i>TP_N24_RxEN</i> of the IUT in node 24 shall be in logical LOW state while receiving the patterns that are stimulated at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> of node 23. — In case of an available RxEN signal <i>uRxEN</i> at <i>TP_N23_RxEN</i> of the IUT in node 23 shall be in logical LOW state while receiving the patterns that are stimulated at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> of node 24.

Table 254 defines the test instances for short-circuit bus wires to GND test case defined in Table 253.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 254 — Test instances for short-circuit bus wires to GND

Instance		1	2
Purpose	Stress	S/C BP to GND at node 24	S/C BM to GND at node 24
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	—
	Failure	S/C BP to GND	S/C BM to GND
Preamble		Standard Short-circuit BP (failure FL11) of node 24 to GND at <i>TP2_N24</i> .	Standard Short-circuit BM (failure FL12) of node 24 to GND at <i>TP2_N24</i> .
Test execution		... Observe and acquire $iBP_{GNDShortMax}$ at <i>TP_N24_RiBP</i> of node 24 (shall be at <i>TP1_N24</i>). ... Switch off short-circuit BP (failure FL11) of node 24. Wait at least 12 seconds. ...	... Observe and acquire $iBM_{GNDShortMax}$ at <i>TP_N24_RiBM</i> of node 24 (shall be at <i>TP1_N24</i>). ... Switch off short-circuit BM (failure FL12) of node 24. Wait at least 12 seconds. ...
Pass criteria		$ iBP_{GNDShortMax} \leq 60 \text{ mA}$...	$ iBM_{GNDShortMax} \leq 60 \text{ mA}$

9.3.16.2 Short-circuit bus wires to V_{BAT}

Table 255 defines the test case for short-circuit bus wires to V_{BAT} .

Table 255 — Test case for short-circuit bus wires to V_{BAT}

Name	Short-circuit bus wires to V_{BAT}
Test purpose	This test checks the ability of the IUT to limit the absolute current in case of a short-circuit of the bus wire to $+48\text{ V}^{25}$. Additionally it is checked that the IUT is not permanently damaged by the short-circuit.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: $+5,0\text{ V}$. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: $+5,0\text{ V}$. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case of an available V_{IO} input: V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to $+48\text{ V}^{25}$. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Short-circuit BP (failure FL13) of node 24 to $+48\text{ V}^{25}$ at $TP2\_N24$.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. e) Observe and acquire $iBP_{BAT48ShortMax}^{26}$ or $iBP_{BAT27ShortMax}^{27}$ at $TP\_N24\_R_{iBP}$ of node 24 (shall be at $TP1\_N24$). f) Stimulate the IUT of node 24 at TP_N24_TxD and TP_N24_TxEN by a short-circuit current measurement pattern according to 9.1.3.8. Repeat this sequence until at least 500 samples where taken by the data acquisition unit. g) Trigger the data acquisition unit to start the measurement $100\text{ }\mu\text{s}$ after the stimuli at

Name	Short-circuit bus wires to V _{BAT}
	node 24. Acquire at least 500 samples, while the IUT transmits <i>Data_0</i>, <i>Idle</i> and <i>Data_1</i>. h) Switch off short-circuit BP (failure FL13) of node 24. Wait at least 12 seconds. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Wait 500 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— In case the IUT does not support 42 V systems: $iBP_{BAT27ShortMax} \leq 60$ mA. — In case the IUT does support 42 V systems: $iBP_{BAT48ShortMax} \leq 72$ mA. — The IUT of node 24 shall signal an error to the host after detecting the failure. — After switching off the failure: — <i>uRxD</i> of the IUT in node 24 shall receive the patterns that are stimulated at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> of node 23 and signal them at <i>TP_N24_RxD</i> accordingly. — <i>uRxD</i> of the IUT in node 23 shall receive the patterns that are stimulated at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> of node 24 and signal them at <i>TP_N23_RxD</i> accordingly. — In case of an available RxEN signal <i>uRxEN</i> at <i>TP_N24_RxEN</i> of the IUT in node 24 shall be in logical LOW state while receiving the patterns that are stimulated at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> of node 23. — In case of an available RxEN signal <i>uRxEN</i> at <i>TP_N23_RxEN</i> of the IUT in node 23 shall be in logical LOW state while receiving the patterns that are stimulated at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> of node 24.

Table 256 defines the test instances for short-circuit bus wires to V_{BAT} test case defined in Table 255.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 256 — Test instances for short-circuit bus wires to V_{BAT}

Instance		1	2
Purpose	Stress	S/C BP to V_{BAT} at node 24	S/C BM to V_{BAT} at node 24
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	—
	Failure	S/C BP to +48 V ^a	S/C BM to +48 V ^a
Preamble		Standard. Short-circuit BP (failure FL13) of node 24 to +48 V ^a at $TP2\_N24$.	Standard. Short-circuit BM (failure FL14) of node 24 to +48 V ^a at $TP2\_N24$
Test execution		... Observe and acquire $iBP_{BAT48ShortMax}$ ^b or $iBP_{BAT27ShortMax}$ ^c at $TP\_N24\_R_{BP}$ of node 24 (shall be at $TP1\_N24$). ... Switch off short-circuit BP (failure FL13) of node 24. Wait at least 12 seconds. ...	... Observe and acquire $iBM_{BAT48ShortMax}$ ^b or $iBM_{BAT27ShortMax}$ ^c at $TP\_N24\_R_{BM}$ of node 24 (shall be at $TP1\_N24$). ... Switch off short-circuit BM (failure FL14) of node 24. Wait at least 12 seconds ...
Pass criteria		In case the IUT does not support 42 V systems: $ iBP_{BAT27ShortMax} \leq 60$ mA. In case the IUT does support 42 V systems: $ iBP_{BAT48ShortMax} \leq 72$ mA. ...	In case the IUT does not support 42 V systems: $ iBM_{BAT27ShortMax} \leq 60$ mA. In case the IUT does support 42 V systems: $ iBM_{BAT48ShortMax} \leq 72$ mA. ...
^a In case the IUT does not support 42 V systems the V_{BAT} shall be +27 V ^b In case the IUT does support 42 V systems ^c In case the IUT does not support 42 V systems			

9.3.16.3 Short-circuit bus wires to -5 V

Table 257 defines the test case for short-circuit bus wires to -5 V.

Table 257 — Test case for short-circuit bus wires to -5 V

Name	Short-circuit bus wires to -5 V
Test purpose	This test checks the ability of the IUT to limit the absolute current in case of a short-circuit of the bus wire to -5 V. Additionally it is checked that the IUT is not permanently damaged by the short-circuit.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case of an available V_{IO} input: V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to -5 V. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Short-circuit BP (failure FL19) of node 24 to -5 V at $TP2\_N24$.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. e) Observe and acquire $iBP_{-5VshortMax}$ at $TP\_N24\_R_{IBP}$ of node 24 (shall be at $TP1\_N24$). f) Stimulate the IUT of node 24 at TP_N24_TxD and TP_N24_TxEN by a short-circuit current measurement pattern according to 9.1.3.8. Repeat this sequence until at least 500 samples where taken by the data acquisition unit. g) Trigger the data acquisition unit to start the measurement 100 μs after the stimuli at node 24. Acquire at least 500 samples, while the IUT transmits <i>Data_0</i>, <i>Idle</i> and <i>Data_1</i>. h) Switch off short-circuit BP (failure FL19) of node 24. Wait at least 12 seconds.

Name	Short-circuit bus wires to -5 V
	i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Wait 500 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— $iBP_{-5VshortMax} \leq 60$ mA. — The IUT of node 24 shall signal an error to the host after detecting the failure. — After switching off the failure: — <i>uRxD</i> of the IUT in node 24 shall receive the patterns that are stimulated at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> of node 23 and signal them at <i>TP_N24_RxD</i> accordingly. — <i>uRxD</i> of the IUT in node 23 shall receive the patterns that are stimulated at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> of node 24 and signal them at <i>TP_N23_RxD</i> accordingly. — In case of an available RxEN signal <i>uRxEN</i> at <i>TP_N24_RxEN</i> of the IUT in node 24 shall be in logical LOW state while receiving the patterns that are stimulated at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> of node 23. — In case of an available RxEN signal <i>uRxEN</i> at <i>TP_N23_RxEN</i> of the IUT in node 23 shall be in logical LOW state while receiving the patterns that are stimulated at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> of node 24.

Table 258 defines the test instances for short-circuit bus wires to -5 V test case defined in Table 257.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 258 — Test instances for short-circuit bus wires to -5 V

Instance		1	2
Purpose	Stress	S/C BP to -5 V at node 24	S/C BM to -5 V at node 24
	Test description	—	—
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	—
	Failure	S/C BP to -5 V	S/C BM to -5 V
Preamble		Standard. Short-circuit BP (failure FL19) of node 24 to -5 V at <i>TP2_N24</i> .	Standard. Short-circuit BM (failure FL20) of node 24 to -5 V at <i>TP2_N24</i> .
Test execution		... Observe and acquire $iBP_{-5VshortMax}$ at <i>TP_N24_R_{BP}</i> of node 24 (shall be at <i>TP1_N24</i>). ... Switch off short-circuit BP (failure FL19) of node 24. Wait at least 12 seconds. ...	... Observe and acquire $iBM_{-5VshortMax}$ at <i>TP_N24_R_{BM}</i> of node 24 (shall be at <i>TP1_N24</i>). ... Switch off short-circuit BM (failure FL20) of node 24. Wait at least 12 seconds. ...
Pass criteria		$ iBP_{-5VshortMax} \leq 60 \text{ mA}$	$ iBM_{-5VshortMax} \leq 60 \text{ mA}$

9.3.16.4 S/C BP to BM at node

Table 259 defines the test case for S/C BP to BM at node.

Table 259 — Test case for S/C BP to BM at node

Name	S/C BP to BM at node
Test purpose	This test checks the ability of the IUT to limit the absolute current in case of a short-circuit between both bus wires. Additionally it is checked that the IUT is not permanently damaged by the short-circuit.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case of an available V_{IO} input: V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to BM. — Communication: Node 24 and node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Short-circuit BP to BM (failure FL21) of node 24 at $TP2\_N24$.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. e) Observe and acquire $iBM_{BPShortMax}$ at $TP\_N24\_R_{iBM}$ of node 24 (shall be at $TP1\_N24$). f) Stimulate the IUT of node 24 at TP_N24_TxD and TP_N24_TxEN by a short-circuit current measurement pattern according to 9.1.3.8. Repeat this sequence until at least 500 samples where taken by the data acquisition unit. g) Trigger the data acquisition unit to start the measurement 100 μs after the stimuli at node 24. Acquire at least 500 samples, while the IUT transmits <i>Data_0</i>, <i>Idle</i> and <i>Data_1</i>.

Name	S/C BP to BM at node
	h) Switch off short-circuit BP to BM (failure FL21) of node 24. Wait at least 12 seconds. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Wait 500 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— $iBM_{BPShortMax} \leq 60$ mA. — The IUT of node 24 shall signal an error to the host after detecting the failure. — After switching off the failure: — <i>uRxD</i> of the IUT in node 24 shall receive the patterns and signal at <i>TP_N24_RxD</i> and <i>TP_N24_RxEN</i> that are stimulated at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> of node 23. — <i>uRxD</i> of the IUT in node 23 shall receive the patterns and signal at <i>TP_N23_RxD</i> and <i>TP_N23_RxEN</i> that are stimulated at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of the IUT in node 24 shall receive the patterns and signal them at <i>TP_N24_RxD</i> and <i>TP_N24_RxEN</i> that are stimulated at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> of node 23. — In case of an available RxEN signal <i>uRxEN</i> of the IUT in node 23 shall receive the patterns and signal them at <i>TP_N23_RxD</i> and <i>TP_N23_RxEN</i> that are stimulated at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> of node 24.

9.3.16.5 S/C BP to BM at node with data frame

Table 260 defines the test case for S/C BP to BM at node with data frame.

Table 260 — Test case for S/C BP to BM at node with data frame

Name	S/C BP to BM at node with data frame
Test purpose	This test checks the ability of the IUT to signal an error to the host in case of a short-circuit between both bus wires while actively transmitting a data frame.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case of an available V_{IO} input: V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to BM. — Communication: Node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Short-circuit BP to BM (failure FL21) of node 24 at TP_N24.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Stimulate the IUT of node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern according to 9.1.3.2 followed by eight 50/50 patterns according to 9.1.3.8. e) Switch off short-circuit BP to BM (failure FL21) of node 24 after $uTxEN$ is switched back to logical HIGH.
Postamble	Standard postamble.
Pass criteria	— In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 100 μs after the transmission stops, i.e. $TxEN$ switches from LOW to HIGH. — In case that SPI as host interface is implemented:

Name	S/C BP to BM at node with data frame
	The IUT of node 24 shall signal an error to the host latest 200 µs after the transmission stops, i.e. TxEN switches from LOW to HIGH.

9.3.16.6 Short-circuit bus wires to -5 V with data frame

Table 261 defines the test case for short-circuit bus wires to -5 V with data frame.

Table 261 — Test case for short-circuit bus wires to -5 V with data frame

Name	Short-circuit bus wires to -5 V with data frame
Test purpose	This test checks the ability of the IUT to signal an error to the host in case of a short-circuit of the bus wire to -5 V while actively transmitting a data frame.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case of an available V_{IO} input: V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to -5,0 V. — Communication: Node 24 as transmitter.
Preamble (setup state)	— Standard preamble — Short-circuit BP (failure FL19) of node 24 to -5 V at TP_N24.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Stimulate the IUT of node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern according to 9.1.3.2 followed by eight 50/50 patterns according to 9.1.3.8. e) Switch off short-circuit BP (failure FL19) of node 24 after $uTxEN$ is switched back to logical HIGH.
Postamble	Standard postamble.
Pass criteria	— In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 100 µs after the transmission stops, i.e. TxEN switches from LOW to HIGH. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 200 µs after the transmission stops, i.e. TxEN switches from LOW to HIGH.

Table 262 defines the test instances for short-circuit bus wires to -5 V with data frame test case defined in Table 261.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 262 — Test instances for short-circuit bus wires to -5 V with data frame

Instance		1	2
Purpose	Stress	S/C BP to -5 V at node 24	S/C BM to -5 V at node 24
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	—
	Failure	S/C BP to -5 V	S/C BM to -5 V
Preamble		Standard Short-circuit BP (failure FL19) of node 24 to -5 V at TP2_N24.	Standard Short-circuit BM (failure FL20) of node 24 to -5 V at TP2_N24.
Test execution		Switch off short-circuit BP (failure FL19) of node 24 to -5 V at TP2_N24.	Switch off Short-circuit BM (failure FL20) of node 24 to -5 V at TP2_N24.
Pass criteria		—	—

9.3.16.7 Short-circuit bus wires to 27 V with data frame

Table 263 defines the test case for short-circuit bus wires to 27 V with data frame.

Table 263 — Test case for short-circuit bus wires to 27 V with data frame

Name	Short-circuit bus wires to 27 V with data frame
Test purpose	This test checks the ability of the IUT to signal an error to the host in case of a short-circuit of the bus wire to 27 V while actively transmitting a data frame.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case of an available V_{IO} input: V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to 27 V. — Communication: Node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Short-circuit BP (failure FL13) of node 24 to 27V at $TP2\_N24$.
Test execution	a) Observe and acquire $uTxD$ at TP_N24_TxD of node 24. b) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24. c) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. d) Stimulate the IUT of node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern according to 9.1.3.2 followed by eight 50/50 patterns according to 9.1.3.8. e) Switch off short-circuit BP (failure FL13) of node 24 after $uTxEN$ is switched back to logical HIGH.
Postamble	Standard postamble.
Pass criteria	— In case that hard wired signals as host interface are implemented: The IUT of node 24 shall signal an error to the host latest 100 μs after the transmission stops, i.e. TxEN switches from LOW to HIGH. — In case that SPI as host interface is implemented: The IUT of node 24 shall signal an error to the host latest 200 μs after the transmission stops, i.e. TxEN switches from LOW to HIGH.

Table 264 defines the test instances for short-circuit bus wires to 27 V with data frame test case defined in Table 263.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 264 — Test instances for short-circuit bus wires to 27 V with data frame

Instance		1	2
Purpose	Stress	S/C BP to 27 V at node 24	S/C BM to 27 V at node 24
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	—
	Failure	S/C BP to 27 V	S/C BM to 27 V
Preamble		Standard Short-circuit BP (failure FL13) of node 24 to 27 V at <i>TP2_N24</i> .	Standard Short-circuit BM (failure FL14) of node 24 to 27 V at <i>TP2_N24</i> .
Test execution		Switch off short-circuit BP (failure FL19) of node 24 to 27 V at <i>TP2_N24</i> .	Switch off Short-circuit BM (failure FL14) of node 24 to 27 V at <i>TP2_N24</i> .
Pass criteria		—	—

9.3.17 Environment.Ground Shift.Dynamic Ground Shift

9.3.17.1 Dynamic ground shift at transmitter

Table 265 defines the test case for dynamic ground shift at transmitter.

Table 265 — Test case for dynamic ground shift at transmitter

Name	Dynamic ground shift at transmitter
Test purpose	This test checks the ability of the IUT to transmit a test pattern while dynamic ground shift is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: Dynamic at node 23. — Failure: None. — Communication: Node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire uGS_{dyn} at TP_N23_UGS of node 23 according to the observation window described in 9.1.4.3. b) Observe and acquire $uTxD$ at TP_N23_TxD of node 23 according to the observation window described in 9.1.4.3. c) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23 according to the observation window described in 9.1.4.3. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24 according to the observation window described in 9.1.4.3. e) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by one wakeup pattern as described in 9.1.3.1, followed by one TSS pattern, followed by nine 50/50 patterns, followed by one 10Bit High pattern. Trigger the dynamic ground shift curve synchronously with the first rising edge after the TSS pattern.
Postamble	Standard postamble.
Pass criteria	— The IUT of node 24 shall receive all patterns after the trigger event in $uTxD$ of node 23, i.e. the dynamic ground shift shall not disturb the communication.

9.3.17.2 Dynamic ground shift at receiver

Table 266 defines the test case for dynamic ground shift at receiver.

Table 266 — Test case for dynamic ground shift at receiver

Name	Dynamic ground shift at receiver
Test purpose	This test checks the ability of the IUT to receive a test pattern while dynamic ground shift is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: Dynamic at node 23. — Failure: None. — Communication: Node 24 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire uGS_{dyn} at TP_N23_UGS of node 23 according to the observation window described in 9.1.4.3. b) Observe and acquire $uTxD$ at TP_N24_TxD of node 24 according to the observation window described in 9.1.4.3. c) Observe and acquire $uTxEN$ at TP_N24_TxEN of node 24 according to the observation window described in 9.1.4.3. d) Observe and acquire $uRxD$ at TP_N23_RxD of node 23 according to the observation window described in 9.1.4.3. e) Stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one wakeup pattern as described in 9.1.3.1, followed by one TSS pattern, followed by nine 50/50 patterns, followed by one 10Bit High pattern. Trigger the dynamic ground shift curve synchronously with the first rising edge after the TSS pattern.
Postamble	Standard postamble.
Pass criteria	— The IUT of node 23 shall receive all patterns after the trigger event in $uTxD$ of node 24, i.e. the dynamic ground shift shall not disturb the communication.

9.3.18 Dynamic Low Supply

9.3.18.1 Mode change back to *BD_Normal* (hard-wired signals) after dynamic low supply voltage

Table 267 defines the test case for mode change back to *BD_Normal* (hard-wired signals) after dynamic low supply voltage.

Table 267 — Test case for mode change back to *BD_Normal* (hard-wired signals) after dynamic low supply voltage

Name	Mode change back to <i>BD_Normal</i> (hard-wired signals) after dynamic low supply voltage
Test purpose	This test checks the behaviour of the IUT after a dynamic low supply voltage pulse according to 7.5 occurring in <i>BD_Normal</i> mode. This test case is skipped if host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: 11,6 V. — External V_{BAT} power supply of node 24: 11,6 V. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: 11,6 V. — External V_{BAT} power supply of node 24: 11,6 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test). — Test signal: <u>Case 1.1</u> as specified in 7.5.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes.

Name	Mode change back to <i>BD_Normal</i> (hard-wired signals) after dynamic low supply voltage
	b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of all nodes. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. d) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. f) Trigger the dynamic low supply voltage pulse at the power supply of node 24. g) Wait until all implemented power supply voltages rise above their undervoltage detection thresholds. h) • After 10 ms + 100 μs, stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence. At least one more sequence shall be transmitted after the end of the dynamic low supply voltage pulse. The bit duration in this test case shall be <i>gdBit</i>=25 μs, because the memory depth of the logic analyzer is much too small to acquire 4 seconds with a 100 ns bit time. The gap between the messages in matrix A shall be 9,25 ms. i) Trigger the logic analyzer to start synchronously with the first falling edge of <i>uTxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	The observation window shall start with the first falling edge of <i>uTxEN</i> of node 1. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of all nodes shall contain all 50/50 patterns transmitted by all nodes (according to <i>uTxD</i> and <i>uTxEN</i> of all nodes), i.e. all data shall be transmitted and received by the IUTs in all nodes. — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of all nodes shall be in logical HIGH state before the first node according to the sequence described on matrix A is stimulated (falling edge of <i>uTxD</i> and <i>uTxEN</i>) and shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received patterns. — In case of an available <i>INH1</i> signal <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24 shall be in logical HIGH state during the test execution.

Table 268 defines the test instances for mode change back to BD_Normal (hard-wired signals) after dynamic low supply voltage test case defined in Table 267.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 268 — Test instances for mode change back to *BD_Normal* (hard-wired signals) after dynamic low supply voltage

Instance		1	2	3	4
Purpose	Stress	—	—	—	—
	Precondition	—	—	—	—
Configuration	Power supply	Test signal: <u>Case 1.1</u> as specified in 7.5	Test signal: <u>Case 1.2</u> as specified in 7.5	Test signal: <u>Case 2.1</u> as specified in 7.5	Test signal: <u>Case 2.2</u> as specified in 7.5
	Ground shift	—	—	—	—
	Failure	—	—	—	—
Preamble		—	—	—	—
Test execution		—	—	—	—
Pass criteria		—	—	—	—

9.3.18.2 Mode change from *BD_Normal* to *BD_Sleep* due to dynamic low supply voltage (SPI)

Table 269 defines the test case for mode change from *BD_Normal* to *BD_Sleep* due to dynamic low supply voltage (SPI).

Table 269 — Test case for mode change from *BD_Normal* to *BD_Sleep* due to dynamic low supply voltage (SPI)

Name	Mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to dynamic low supply voltage (SPI)
Test purpose	This test checks the behaviour of the IUT after a dynamic low supply voltage pulse according to 7.5 occurring in <i>BD_Normal</i> mode. This test case is skipped if: — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: 11,6 V. — External V_{BAT} power supply of node 24: 11,6 V. — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: 11,6 V. — External V_{BAT} power supply of node 24: 11,6 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test). — Test signal: <u>Case 1.1</u> as specified in 7.5
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes.

Name	Mode change from <i>BD_Normal</i> to <i>BD_Sleep</i> due to dynamic low supply voltage (SPI)
	c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_Nx_INTN</i>) at all nodes. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. g) Trigger the dynamic low supply voltage pulse at the power supply of node 24. h) Wait until all implemented power supply voltages rise above their undervoltage detection thresholds. i) After 10 ms + 100 µs, stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence. At least one more sequence shall be transmitted after the end of the dynamic low supply voltage pulse. The bit duration in this test case shall be $gdBit=25\ \mu s$, because the memory depth of the logic analyzer is much too small to acquire 4 seconds with a 100 ns bit time. The gap between the messages in matrix A shall be 9,25 ms. j) Trigger the logic analyzer to start synchronously with the first falling edge of <i>uTxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of all nodes except node 24 shall contain all 50/50 patterns transmitted by all nodes except node 24 (according to <i>uTxD</i> and <i>uTxEN</i> of all nodes), i.e. all data shall be transmitted and received by the IUTs in all nodes that are not stressed by the dynamic low supply voltage curve. — In case of an available RxEN signal <i>uRxEN</i> of all nodes except node 24 shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received patterns. — <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24 shall be in logical LOW state during the test execution; i.e. node 24 shall be in <i>BD_Sleep</i> mode at the end of the dynamic low supply voltage curve. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — The error signal shall be HIGH at the host interface of all observed nodes except node 24. — An error shall be signaled via the host interface of node 24 during the test execution.

Table 270 defines the test instances for mode change from *BD_Normal* to *BD_Sleep* due to dynamic low supply voltage (SPI) test case defined in Table 269.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 270 — Test instances for mode change from *BD_Normal* to *BD_Sleep* due to dynamic low supply voltage (SPI)

Instance		1	2	3	4
Purpose	Stress	—	—	—	—
	Precondition	—	—	—	—
Configuration	Power supply	Test signal: <u>Case 1.1</u> as specified in 7.5	Test signal: <u>Case 1.2</u> as specified in 7.5	Test signal: <u>Case 2.1</u> as specified in 7.5	Test signal: <u>Case 2.2</u> as specified in 7.5
	Ground shift	—	—	—	—
	Failure	—	—	—	—
Preamble		—	—	—	—
Test execution		—	—	—	—
Pass criteria		—	—	—	—

9.3.18.3 Mode change from *BD_Normal* to *BD_Standby* due to dynamic low supply voltage (SPI)

Table 271 defines the test case for mode change from *BD_Normal* to *BD_Standby* due to dynamic low supply voltage (SPI).

Table 271 — Test case for mode change from *BD_Normal* to *BD_Standby* due to dynamic low supply voltage (SPI)

Name	Mode change from <i>BD_Normal</i> to <i>BD_Standby</i> due to dynamic low supply voltage (SPI)
Test purpose	This test checks the behaviour of the IUT after a dynamic low supply voltage pulse according to 7.5 occurring in <i>BD_Normal</i> mode. This test case is skipped if: — either the Functional class “Bus driver voltage regulator control” or the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: 11,6 V. — External V_{BAT} power supply of node 24: 11,6 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage (in case of an available V_{IO} input): — V_{IO} reference voltage of all nodes: depends on implementation. — External V_{IO} reference voltage of the IUT in node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test). — Test signal: <u>Case 1.1</u> as specified in 7.5.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) Observe and acquire the error signal of the host interface (TP_Nx_INTN) of all nodes. e) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all

Name	Mode change from <i>BD_Normal</i> to <i>BD_Standby</i> due to dynamic low supply voltage (SPI)
	nodes. f) Trigger the dynamic low supply voltage pulse at the power supply of node 24. g) Wait until all implemented power supply voltages rise above their undervoltage detection thresholds. h) After 10 ms + 100 μs, stimulate the IUTs of transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence. At least one more sequence shall be transmitted after the end of the dynamic low supply voltage pulse. The bit duration in this test case shall be $gdBit=25 \mu$s, because the memory depth of the logic analyzer is much too small to acquire 4 seconds with a 100 ns bit time. The gap between the messages in matrix A shall be 9,25 ms. i) Trigger the logic analyzer to start synchronously with the first falling edge of <i>uTxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of all nodes except node 24 shall contain all 50/50 patterns transmitted by all nodes except node 24 (according to <i>uTxD</i> and <i>uTxEN</i> of all nodes), i.e. all data shall be transmitted and received by the IUTs in all nodes that are not stressed by the dynamic low supply voltage curve. — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of all nodes except node 24 shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received patterns. — <i>uRxD</i> of node 24 shall be in logical HIGH state during the test execution. — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — The error signal shall be HIGH at the host interface of all observed nodes except node 24. — An error shall be signaled via the host interface of node 24 during the test execution.

Table 272 defines the test instances for mode change from *BD_Normal* to *BD_Standby* due to dynamic low supply voltage (SPI) test case defined in Table 271.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 272 — Test instances for modechange from *BD_Normal* to *BD_Standby* due to dynamic low supply voltage (SPI)

Instance		1	2	3	4
Purpose	Stress	—	—	—	—
	Precondition	—	—	—	—
Configuration	Power supply	Test signal: <u>Case 1.1</u> as specified in 7.5	Test signal: <u>Case 1.2</u> as specified in 7.5	Test signal: <u>Case 2.1</u> as specified in 7.5	Test signal: <u>Case 2.2</u> as specified in 7.5
	Ground shift	—	—	—	—
	Failure	—	—	—	—
Preamble		—	—	—	—
Test execution		—	—	—	—
Pass criteria		—	—	—	—

9.3.19 Communication.Transmitter Activation

9.3.19.1 Transmission enable after uTxD changes to logical LOW state

Table 273 defines the test case for transmission enable after uTxD changes to logical LOW state.

Table 273 — Test case for transmission enable after *uTxD* changes to logical LOW state

Name	Transmission enable after <i>uTxD</i> changes to logical LOW state
Test purpose	This test checks the ability of the IUT not to start a transmission with a <i>Data_1</i> as specified in ISO 17458-4. The transmitter shall not be enabled by setting <i>uTxEN</i> to logical LOW state while <i>uTxD</i> is in logical HIGH state. The transmitter shall be enabled as soon as <i>uTxD</i> changes to logical LOW state, too.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. b) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) Observe and acquire <i>uBus</i> at <i>TP1_N23</i> of node 23. e) Observe and acquire the error signal of the host interface (<i>TP_N23_ERRN</i> or <i>TP_N23_INTN</i>) of node 23 f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. g) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by six 10Bit High pattern as specified in 9.1.3.7, followed by a TSS pattern and a 50/50 pattern. h) Trigger the scope to start synchronously with the stimulation of the IUT in node 23

Name	Transmission enable after <i>uTxD</i> changes to logical LOW state
	according to the observation window described in 9.1.4.2. i) Trigger the logic analyzer to start synchronously with the stimulation of the IUT in node 23.
Postamble	Standard postamble.
Pass criteria	— <i>uBus</i> at <i>TP1_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 24 shall contain the 50/50 pattern sent by node 23. — In case a RxEN signal is implemented <i>uRxEN</i> of node 24 shall be in logical HIGH state initially. While <i>uRxD</i> of node 24 signals the 50/50 pattern sent by node 23 <i>uRxEN</i> of node 24 shall be in logical LOW state. — No error shall be signalled at the host interface of node 23.

Table 274 defines the test instances for transmission enable after *uTxD* changes to logical LOW state test case defined in Table 273.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 274 — Test instances for transmission enable after *uTxD* changes to logical LOW state

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N23	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.19.2 No transmission enable while *uTxD* remains in logical HIGH state

Table 275 defines the test case for no transmission enable while *uTxD* remains in logical HIGH state.

Table 275 — Test case for no transmission enable while *uTxD* remains in logical HIGH state

Name	No transmission enable while <i>uTxD</i> remains in logical HIGH state
Test purpose	This test checks the ability of the IUT to ignore a transmission enable with a permanent <i>Data_1</i> phase at <i>TxD</i> while <i>uTxEN</i> is in logical LOW state as specified in ISO 17458-4. The transmitter shall not be enabled by setting <i>uTxEN</i> to logical LOW state while <i>uTxD</i> is in logical HIGH state. The bus shall not be disturbed when <i>uTxEN</i> is set to logical LOW state and returns to logical HIGH state while <i>uTxD</i> is permanently logical HIGH state.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. b) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. c) Observe and acquire <i>uRxD</i> at <i>TP_N24_RxD</i> of node 24. d) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_N24_RxEN</i> of node 24. e) Observe and acquire the error signal of the host interface (<i>TP_N23_ERRN</i> or <i>TP_N23_INTN</i>) of node 23. f) Observe and acquire <i>uBus</i> at <i>TP1_N23</i> of node 23. g) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by four 10Bit High pattern as specified in 9.1.3.7. h) Trigger the scope to start synchronously with the stimulation of the IUT in node 23 according to the observation window described in 9.1.4.2.

Name	No transmission enable while <i>uTxD</i> remains in logical HIGH state
	i) Trigger the logic analyzer to start synchronously with the stimulation of the IUT in node 23.
Postamble	Standard postamble.
Pass criteria	— <i>uBus</i> at <i>TP1_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 24 shall be in HIGH state during the test execution. — In case a RxEN signal is implemented <i>uRxEN</i> shall be permanently in HIGH state during the test execution. — No error shall be signalled at the host interface of node 23.

Table 276 defines the test instances for no transmission enable while *uTxD* remains in logical HIGH state test case defined in Table 275.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 276 — Test instances for no transmission enable while *uTxD* remains in logical HIGH state

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC or BD_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N23	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20 Power Supply.Undervoltage Recovery

9.3.20.1 V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Table 277 defines the test case for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface).

Table 277 — Test case for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Name	V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_Normal</i> in case of a recovery of the undervoltage of V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24.

Name	V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
	d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) Set the external V_{IO} reference voltage of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Normal</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 23 signals the received pattern.

Table 278 defines the test instances for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard wired host interface) test case defined in Table 277.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 278 — Test instances for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.2 V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard-wired host interface, *BD_Sleep* not implemented)

Table 279 defines the test case for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard-wired host interface, *BD_Sleep* not implemented).

Table 279 — Test case for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard-wired host interface, *BD_Sleep* not implemented)

Name	V_{IO} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_Normal</i> (hard-wired host interface, <i>BD_Sleep</i> not implemented)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Standby</i> back to <i>BD_Normal</i> in case of a recovery of an undervoltage of V_{IO} according to ISO 17458-4 while no stress condition is present and <i>BD_Sleep</i> is not implemented. This test case is skipped if — either the Functional class “Bus driver voltage regulator control” or the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24 c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. e) Set the external V_{IO} reference voltage of the IUT in node 24 to the default

Name	V_{IO} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_Normal</i> (hard-wired host interface, <i>BD_Sleep</i> not implemented)
	implementation value. f) Wait 10 ms + 100 µs. g) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. h) Wait 5 µs. i) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms+ 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

Table 280 defines the test instances for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard wired host interface, *BD_Sleep* not implemented) test case defined in Table 279.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 280 — Test instances for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard-wired host interface, *BD_Sleep* not implemented)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_IVR implemented without BDControl
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.3 V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard-wired host interface)

Table 281 defines the test case for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard wired host interface).

Table 281 — Test case for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard-wired host interface)

Name	V_{CC} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_Normal</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Standby</i> back to <i>BD_Normal</i> in case of a recovery of the undervoltage of V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24 c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24.

Name	V_{CC} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_Normal</i> (hard-wired host interface)
	d) In case of an available INH signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) Set the external V_{CC} power supply of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available INH signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Normal</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

Table 282 defines the test instances for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard-wired host interface) test case defined in Table 281.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 282 — Test instances for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Normal* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC implemented
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.4 V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Table 283 defines the test case for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface).

Table 283 — Test case for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Name	V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_Normal</i> in case of a recovery of the undervoltage of V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDControl within the Functional class “Bus driver internal voltage regulator” is implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — external V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — external V_{BAT} power supply of node 24: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24 c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24.

Name	V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
	d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) Set the external V_{BAT} power supply of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Normal</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

Table 284 defines the test instances for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard wired host interface) test case defined in Table 283.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 284 — Test instances for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.5 V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Table 285 defines the test case for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface).

Table 285 — Test case for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Name	V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> in case of a recovery of the undervoltage of V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDCtrl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the operation mode <i>BD_ReceiveOnly</i> is not implemented — the host interface option A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_{Nx_TxD} of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_{Nx_TxEN} of node 23 and node 24.

Name	V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
	c) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. d) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) Set the external V_{IO} reference voltage of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_ReceiveOnly</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

Table 286 defines the test instances for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface) test case defined in Table 285.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 286 — Test instances for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.6 V_{IO} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* (hard-wired host interface, *BD_Sleep* not implemented)

Table 287 defines the test case for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* (hard wired host interface, *BD_Sleep* not implemented).

Table 287 — Test case for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* (hard-wired host interface, *BD_Sleep* not implemented)

Name	V_{IO} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface, <i>BD_Sleep</i> not implemented)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Standby</i> back to <i>BD_ReceiveOnly</i> in case of a recovery of an undervoltage of V_{IO} according to ISO 17458-4 while no stress condition is present and <i>BD_Sleep</i> is not implemented. This test case is skipped if — either the Functional class “Bus driver voltage regulator control” or the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the operation mode <i>BD_ReceiveOnly</i> is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24.

Name	V_{IO} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface, <i>BD_Sleep</i> not implemented)
	c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. e) Set the external V_{IO} reference voltage of the IUT in node 24 to the default implementation value. f) Wait 10 ms + 100 µs. g) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. h) Wait 5 µs. i) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

Table 288 defines the test instances for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* hard-wired host interface, *BD_Sleep* not implemented) test case defined in Table 287.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 288 — Test instances for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* (hard-wired host interface, *BD_Sleep* not implemented)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	<i>BD_IVR</i> implemented without <i>BDControl</i>
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.7 V_{CC} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* (hard-wired host interface)

Table 289 defines the test case for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* (hard-wired host interface).

Table 289 — Test case for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* (hard-wired host interface)

Name	V_{CC} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Standby</i> back to <i>BD_ReceiveOnly</i> in case of a recovery of the undervoltage of V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the operation mode <i>BD_ReceiveOnly</i> is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_{Nx_TxD} of node 23 and node 24

Name	V_{CC} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
	b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24 c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) In case of an available <i>RxEN</i> signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) Set the external V_{CC} power supply of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available <i>INH1</i> signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_ReceiveOnly</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 — In case of an available <i>RxEN</i> signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

Table 290 defines the test instances for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* (hard-wired host interface) test case defined in Table 289.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 290 — Test instances for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_ReceiveOnly* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC implemented
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.8 V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Table 291 defines the test case for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard wired host interface).

Table 291 — Test case for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Name	V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> in case of a recovery of the undervoltage of V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the operation mode <i>BD_ReceiveOnly</i> is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — external V_{BAT} power supply of node 24: default. — In case of an available V_{IO} input: — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— <i>ReceiveOnly</i> preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i> — Set the V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.

Name	V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 23 and node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) Set the external V_{BAT} power supply of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_ReceiveOnly</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

Table 292 defines the test instances for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface) test case defined in Table 291.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 292 — Test instances for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.9 V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Table 293 defines the test case for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface).

Table 293 — Test case for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Name	V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_Standby</i> in case of a recovery of the undervoltage of V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDCtrl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window

Name	V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
	described in 9.1.4.2. e) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. g) Set the external V_{IO} reference voltage of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 μs. i) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 μs. k) Stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 μs after the falling edge of $uTxEN$ at TP_N23_TxEN of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 μs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — $uINH1$ of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — $uRxD$ of node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 23. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV ($uBDTx_{idle}$). — $uRxD$ of node 23 and node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 24. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution.

Table 294 defines the test instances for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard wired host interface) test case defined in Table 293.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 294 — Test instances for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.10 V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard-wired host interface, *BD_Sleep* not implemented)

Table 295 defines the test case for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard-wired host interface, *BD_Sleep* not implemented).

Table 295 — Test case for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard-wired host interface, *BD_Sleep* not implemented)

Name	V_{IO} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_Standby</i> (hard-wired host interface, <i>BD_Sleep</i> not implemented)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Standby</i> back to <i>BD_Standby</i> in case of a recovery of an undervoltage of V_{IO} according to ISO 17458-4 while no stress condition is present and <i>BD_Sleep</i> is not implemented. This test case is skipped if — either the Functional class “Bus driver voltage regulator control” or the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window

Name	V_{IO} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_Standby</i> (hard-wired host interface, <i>BD_Sleep</i> not implemented)
	described in 9.1.4.2. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) Set the external V_{IO} reference voltage of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 296 defines the test instances for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard-wired host interface, *BD_Sleep* not implemented) test case defined in Table 295.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 296 — Test instances for V_{IO} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard-wired host interface, *BD_Sleep* not implemented)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	<i>BD_IVR</i> implemented without <i>BDControl</i>
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.11 V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard-wired host interface)

Table 297 defines the test case for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard wired host interface).

Table 297 — Test case for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard-wired host interface)

Name	V_{CC} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_Standby</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Standby</i> back to <i>BD_Standby</i> in case of a recovery of the undervoltage of V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24.

Name	V_{CC} undervoltage recovery from <i>BD_Standby</i> back to <i>BD_Standby</i> (hard-wired host interface)
	c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) Set the external V_{CC} power supply of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDT_{Idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 298 defines the test instances for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard-wired host interface) test case defined in Table 297.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 298 — Test instances for V_{CC} undervoltage recovery from *BD_Standby* back to *BD_Standby* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC implemented
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.12 V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Table 299 defines the test case for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard wired host interface).

Table 299 — Test case for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Name	V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_Standby</i> in case of a recovery of the undervoltage of V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of all nodes except node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24 b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24

Name	V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
	c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 300 defines the test instances for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard wired host interface) test case defined in Table 299.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 300 — Test instances for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.13 V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Table 301 defines the test case for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface).

Table 301 — Test case for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Name	V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_Sleep</i> in case of a recovery of the undervoltage of V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDCtrl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24 b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24 c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window

Name	V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
	described in 9.1.4.2. e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{IO} reference voltage of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 302 defines the test instances for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard wired host interface) test case defined in Table 301.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 302 — Test instances for V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.14 V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Table 303 defines the test case for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface).

Table 303 — Test case for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Name	V_{CC} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_Sleep</i> in case of a recovery of the undervoltage of V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that V_{IO} is implemented: V_{IO} reference voltage of all nodes except node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	m) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. n) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. o) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. p) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2.

Name	V _{CC} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
	a) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. b) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. c) Set the external V_{CC} power supply of the IUT in node 24 to the default implementation value. d) Wait 10 ms + 100 µs. e) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. f) Wait 5 µs. g) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. h) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDT_{xidle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 304 defines the test instances for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard wired host interface) test case defined in Table 303.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 304 — Test instances for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.15 V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Table 305 defines the test case for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface).

Table 305 — Test case for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Name	V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_Sleep</i> in case of a recovery of the undervoltage of V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDCtrl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — In case that V_{IO} is implemented: — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24 b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24

Name	V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
	c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{BAT} power supply of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 μs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 μs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 μs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 μs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>UBDTxIdle</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 306 defines the test instances for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard wired host interface) test case defined in Table 305.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 306 — Test instances for V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.16 V_{CC} and V_{IO} undervoltage recovery from a low power mode back to *BD_Normal* (hard-wired host interface)

Table 307 defines the test case for V_{CC} and V_{IO} undervoltage recovery from a low power mode back to *BD_Normal* (hard-wired host interface).

Table 307 — Test case for V_{CC} and V_{IO} undervoltage recovery from a low power mode back to *BD_Normal* (hard-wired host interface)

Name	V_{CC} and V_{IO} undervoltage recovery from a low power mode back to <i>BD_Normal</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Normal</i> in case of a recovery of the undervoltage of V_{CC} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms

Name	V_{CC} and V_{IO} undervoltage recovery from a low power mode back to <i>BD_Normal</i> (hard-wired host interface)
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 23 and node 24 b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24 c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. e) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) Set the external V_{CC} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Normal</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

9.3.20.17 V_{CC} and V_{IO} undervoltage recovery from a *low power mode* back to *BD_ReceiveOnly* (hard-wired host interface)

Table 308 defines the test case for V_{CC} and V_{IO} undervoltage recovery from a *low power mode* back to *BD_ReceiveOnly* (hard-wired host interface).

Table 308 — Test case for V_{CC} and V_{IO} undervoltage recovery from a *low power mode* back to *BD_ReceiveOnly* (hard-wired host interface)

Name	V_{CC} and V_{IO} undervoltage recovery from a <i>low power mode</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode to <i>BD_ReceiveOnly</i> in case of a recovery of the undervoltage of V_{CC} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented — the operation mode <i>BD_ReceiveOnly</i> is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$.

Name	V_{CC} and V_{IO} undervoltage recovery from a low power mode back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
	— Set the external V_{IO} reference voltage of the IUT in node 24 to V_{IOUndervoltage}. — Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 23 and node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. e) In case of an available INH1 signal at node 24 observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) Set the external V_{CC} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal at node 24 <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_ReceiveOnly</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

9.3.20.18 V_{CC} and V_{IO} undervoltage recovery from a low power mode back to *BD_Standby* (hard-wired host interface)

Table 309 defines the test case for V_{CC} and V_{IO} undervoltage recovery from a low power mode back to *BD_Standby* (hard-wired host interface).

Table 309 — Test case for V_{CC} and V_{IO} undervoltage recovery from a low power mode back to *BD_Standby* (hard-wired host interface)

Name	V_{CC} and V_{IO} undervoltage recovery from a low power mode back to <i>BD_Standby</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Standby</i> in case of a recovery of the undervoltage of V_{CC} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$.

Name	V_{CC} and V_{IO} undervoltage recovery from a low power mode back to <i>BD_Standby</i> (hard-wired host interface)
	— Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 23 and node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) In case of an available INH1 signal at node 24 observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. g) Set the external V_{CC} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.20.19 V_{CC} and V_{IO} undervoltage recovery from a low power mode back to *BD_Sleep* (hard-wired host interface)

Table 310 defines the test case for V_{CC} and V_{IO} undervoltage recovery from a low power mode back to *BD_Sleep* (hard wired host interface).

Table 310 — Test case for V_{CC} and V_{IO} undervoltage recovery from a low power mode back to *BD_Sleep* (hard-wired host interface)

Name	V_{CC} and V_{IO} undervoltage recovery from a low power mode back to <i>BD_Sleep</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Sleep</i> in case of a recovery of the undervoltage of V_{CC} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — a V_{CC} supply input is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24.

Name	V_{CC} and V_{IO} undervoltage recovery from a low power mode back to <i>BD_Sleep</i> (hard-wired host interface)
	c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{CC} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.20.20 V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Table 311 defines the test case for V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface).

Table 311 — Test case for V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Name	V_{IO} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Normal</i> in case of a recovery of the undervoltage of V_{IO} and V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$.

Name	V_{IO} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
	— Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 23 and node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) Set the external V_{BAT} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Normal</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

9.3.20.21 V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Table 312 defines the test case for V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface).

Table 312 — Test case for V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Name	V_{IO} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_ReceiveOnly</i> in case of a recovery of the undervoltage of V_{IO} and V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>.

Name	V_{IO} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
	— Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) In case of an available INH1 signal observe and acquire $uINH1$ at TP_N24_INH1 of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. f) Set the external V_{BAT} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 μs. h) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 μs. j) Stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 μs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal $uINH1$ of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_ReceiveOnly</i>. — $uRxD$ of node 24 shall contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 23. — $uRxD$ of node 23 and node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 24. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state while the signal $uRxD$ of node 24 signals the received pattern.

9.3.20.22 V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Table 313 defines the test case for V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface).

Table 313 — Test case for V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Name	V_{IO} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Standby</i> in case of a recovery of the undervoltage of V_{IO} and V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$.

Name	V_{IO} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
	— Set the external V_{BAT} power supply of the IUT in node 24 to V_{BATUndervoltage}. — Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 23 and node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. e) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{BAT} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.20.23 V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Table 314 defines the test case for V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep*(hard-wired host interface).

Table 314 — Test case for V_{IO} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Name	V_{IO} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Sleep</i> in case of a recovery of the undervoltage of V_{IO} and V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$.

Name	V_{IO} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
	— Set the external V_{BAT} power supply of the IUT in node 24 to V_{BATUndervoltage}. — Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 23 and node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{BAT} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDT_{xidle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.20.24 V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Table 315 defines the test case for V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface).

Table 315 — Test case for V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Name	V_{CC} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Normal</i> in case of a recovery of the undervoltage of V_{CC} and V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that V_{IO} reference voltage is implemented: V_{IO} reference voltage of all nodes except node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	- Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. - Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. - Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. - In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24.

Name	V_{CC} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
	e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) Set the external V_{CC} and V_{BAT} power supply of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Normal</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

9.3.20.25 V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Table 316 defines the test case for V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface).

Table 316 — Test case for V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Name	V_{CC} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_ReceiveOnly</i> in case of a recovery of the undervoltage of V_{CC} and V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the host interface A (hard-wired signals) is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: +5,0 V. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that V_{IO} reference voltage is implemented: V_{IO} reference voltage of all nodes except node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24.

Name	V_{CC} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
	c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. f) Set the external V_{BAT} and V_{CC} power supply of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_ReceiveOnly</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

9.3.20.26 V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Table 317 defines the test case for V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface).

Table 317 — Test case for V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Name	V_{CC} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Standby</i> in case of a recovery of the undervoltage of V_{CC} and V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: +5,0 V. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that V_{IO} reference voltage is implemented: V_{IO} reference voltage of all nodes except node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24.

Name	V_{CC} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
	d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{BAT} and V_{CC} power supply of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.20.27 V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Table 318 defines the test case for V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface).

Table 318 — Test case for V_{CC} and V_{BAT} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Name	V_{CC} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Sleep</i> in case of a recovery of the undervoltage of V_{CC} and V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: +5,0 V. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that V_{IO} reference voltage is implemented: V_{IO} reference voltage of all nodes except node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window

Name	V_{CC} and V_{BAT} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
	described in 9.1.4.2. e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{BAT} and V_{CC} power supply of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.20.28 V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Table 319 defines the test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface).

Table 319 — Test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Name	V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Normal</i> in case of a recovery of the undervoltage of V_{CC}, V_{BAT} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24.

Name	V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
	c) Observe and acquire $uRxD$ at TP_{Nx_RxD} of node 23 and node 24. d) Observe and acquire $uINH1$ at TP_{N24_INH1} of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_{Nx_RxEN} of node 23 and node 24. f) Set the external V_{CC}, V_{BAT} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 μs. h) Stimulate the IUT in node 23 at TP_{N23_TxD} and TP_{N23_TxEN} by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 μs. j) Stimulate the IUT in node 24 at TP_{N24_TxD} and TP_{N24_TxEN} by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 μs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — $uINH1$ of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Normal</i>. — $uRxD$ of node 24 shall contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 23. — $uRxD$ of node 23 shall contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 24. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state while the signal $uRxD$ of node 24 signals the received pattern.

9.3.20.29 V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Table 320 defines the test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface).

Table 320 — Test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Name	V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_ReceiveOnly</i> in case of a recovery of the undervoltage of V_{CC}, V_{BAT} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented — the <i>BD_ReceiveOnly</i> mode is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: +5,0 V. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.

Name	V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test execution	a) Observe and acquire $uTxD$ at TP_{Nx_TxD} of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_{Nx_TxEN} of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_{Nx_RxD} of node 23 and node 24. d) Observe and acquire $uINH1$ at TP_{N24_INH1} of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_{Nx_RxEN} of node 23 and node 24. f) Set the external V_{CC}, V_{BAT} and V_{IO} voltages of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 μs. h) Stimulate the IUT in node 23 at TP_{N23_TxD} and TP_{N23_TxEN} by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 μs. j) Stimulate the IUT in node 24 at TP_{N24_TxD} and TP_{N24_TxEN} by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 μs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — $uINH1$ of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_ReceiveOnly</i>. — $uRxD$ of node 24 shall contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 23. — $uRxD$ of node 23 and node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 24. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical LOW state while the signal $uRxD$ of node 24 signals the received pattern.

9.3.20.30 V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Table 321 defines the test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface).

Table 321 — Test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Name	V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Standby</i> in case of a recovery of the undervoltage of V_{CC}, V_{BAT} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: +5,0 V. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standby preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_{Nx_TxD} of node 23 and node 24.

Name	V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
	b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. e) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{CC}, V_{BAT} and V_{IO} voltages of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 μs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 μs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 μs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23 according to the observation window described in 9.1.4.2.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 μs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.20.31 V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Table 322 defines the test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface).

Table 322 — Test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from *BD_Sleep* back to *BD_Sleep* (hard-wired host interface)

Name	V_{CC} , V_{BAT} and V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode back to <i>BD_Sleep</i> in case of a recovery of the undervoltage of V_{CC}, V_{BAT} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: +5,0 V. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_{Nx_TxD} of node 23 and node 24.

Name	V_{CC}, V_{BAT} and V_{IO} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Sleep</i> (hard-wired host interface)
	b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{CC}, V_{BAT} and V_{IO} voltages of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

9.3.20.32 V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Table 323 defines the test case for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface).

Table 323 — Test case for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Name	V_{CC} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_Normal</i> in case of a recovery of the undervoltage of V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is implemented. — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24 c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. f) Set the external V_{CC} power supply of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 μs.

Name	V_{CC} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Normal</i> (hard-wired host interface)
	h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 μs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 μs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Normal</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

Table 324 defines the test instances for V_{CC} undervoltage recovery from BD_Sleep back to BD_Normal (hard-wired host interface) test case defined in Table 323.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 324 — Test instances for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Normal* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.33 V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Table 325 defines the test case for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface).

Table 325 — Test case for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Name	V_{CC} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> in case of a recovery of the undervoltage of V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is implemented — the operation mode <i>BD_ReceiveOnly</i> is not implemented — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— ReceiveOnly preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_{Nx_TxD} of node 23 and node 24 b) Observe and acquire $uTxEN$ at TP_{Nx_TxEN} of node 23 and node 24 c) Observe and acquire $uRxD$ at TP_{Nx_RxD} of node 23 and node 24. d) Observe and acquire $uINH1$ at TP_{N24_INH1} of node 24. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_{Nx_RxEN} of node 23 and node 24.

Name	V _{CC} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_ReceiveOnly</i> (hard-wired host interface)
	f) Set the external V_{CC} power supply of the IUT in node 24 to the default implementation value. g) Wait 10 ms + 100 µs. h) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. i) Wait 5 µs. j) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_ReceiveOnly</i>. — <i>uRxD</i> of node 24 shall contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical LOW state while the signal <i>uRxD</i> of node 24 signals the received pattern.

Table 326 defines the test instances for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface) test case defined in Table 325.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 326 — Test instances for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_ReceiveOnly* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.34 V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Table 327 defines the test case for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface).

Table 327 — Test case for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Name	V_{CC} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> back to <i>BD_Standby</i> in case of a recovery of the undervoltage of V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is implemented. — the host interface A (hard-wired signals) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Sleep preamble. — Stimulate the IUT in node 23 at the host interface to enter <i>BD_Normal</i>. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24 b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24 c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uRxD$ at TP_N24_RxD of node 24. e) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24.

Name	V_{CC} undervoltage recovery from <i>BD_Sleep</i> back to <i>BD_Standby</i> (hard-wired host interface)
	g) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. h) Set the external V_{CC} power supply of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 µs. j) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 µs. l) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution.

Table 328 defines the test instances for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard wired host interface) test case defined in Table 327.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 328 — Test instances for V_{CC} undervoltage recovery from *BD_Sleep* back to *BD_Standby* (hard-wired host interface)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC implemented
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.20.35 V_{IO} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Table 329 defines the test case for V_{IO} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI).

Table 329 — Test case for V_{IO} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Name	V_{IO} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
Test purpose	This test checks the ability of the IUT to go from <i>BD_Normal</i> to <i>BD_Sleep</i> in case of an undervoltage of V_{IO} and to remain in the operation mode <i>BD_Sleep</i> in case of a recovery of the undervoltage of V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms + 200 μs + 100 μs.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24.

Name	V_{IO} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
	f) Observe and acquire the error signal of the host interface (<i>TP_N24_INTN</i>) of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. h) Set the external V_{IO} reference voltage of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 µs. j) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 µs. l) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTxIdle</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.36 V_{IO} undervoltage recovery, remain in *BD_Standby* (host interface as SPI, *BD_Sleep* not implemented)

Table 330 defines the test case for V_{IO} undervoltage recovery, remain in *BD_Standby* (host interface as SPI, *BD_Sleep* not implemented).

Table 330 — Test case for V_{IO} undervoltage recovery, remain in *BD_Standby* (host interface as SPI, *BD_Sleep* not implemented)

Name	V_{IO} undervoltage recovery, remain in <i>BD_Standby</i> (host interface as SPI, <i>BD_Sleep</i> not implemented)
Test purpose	This test checks the ability of the IUT to remain in the operation mode <i>BD_Standby</i> in case of a recovery of an undervoltage of V_{IO} according to ISO 17458-4 while no stress condition is present and <i>BD_Sleep</i> is not implemented. This test case is skipped if — either the Functional class “Bus driver voltage regulator control” is implemented or the subgroup BDCtrl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — In case that V_{CC} is implemented: V_{CC} power supply of all nodes except node 24: +5,0 V — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms + 200 μs + 100 μs.
Test execution	a) Observe and acquire u_{TxD} at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire u_{TxEN} at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire u_{RxD} at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire u_{Bus} at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire the error signal of the host interface (TP_N24_INTN) of node 24.

Name	V_{IO} undervoltage recovery, remain in <i>BD_Standby</i> (host interface as <i>SPI</i>, <i>BD_Sleep</i> not implemented)
	f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{IO} reference voltage of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24 — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.37 V_{CC} undervoltage recovery, remain in *BD_Standby* (host interface as SPI)

Table 331 defines the test case for V_{CC} undervoltage recovery, remain in *BD_Standby* (host interface as SPI).

Table 331 — Test case for V_{CC} undervoltage recovery, remain in *BD_Standby* (host interface as SPI)

Name	V_{CC} undervoltage recovery, remain in <i>BD_Standby</i> (host interface as SPI)
Test purpose	This test checks the ability of the IUT to remain in the operation mode <i>BD_Standby</i> in case of a recovery of an undervoltage of V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms + 200 μs + 100 μs.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_N24_INH1 of

Name	V_{CC} undervoltage recovery, remain in <i>BD_Standby</i> (host interface as SPI)
	node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_INTN</i>) of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. h) Set the external V_{CC} power supply of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 µs. j) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 µs. l) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.38 V_{BAT} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Table 332 defines the test case for V_{BAT} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI).

Table 332 — Test case for V_{BAT} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Name	V_{BAT} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
Test purpose	This test checks the ability of the IUT to remain in the operation mode <i>BD_Sleep</i> in case of a recovery of an undervoltage of V_{BAT} according to ISO 17458-4 while no stress condition is present. In case that the Functional class “Bus driver logic level adaptation” is not implemented see test case 9.3.20.44 and skip this case. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDCControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{IO} reference voltage of all nodes: depends on implementation — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Wait 1 000 ms + 200 μs + 100 μs.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window

Name	V_{BAT} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
	described in 9.1.4.2. e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_INTN</i>) of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. h) Set the external V_{BAT} reference voltage of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 µs. j) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 µs. l) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.39 V_{CC} and V_{IO} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Table 333 defines the test case for V_{CC} and V_{IO} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI).

Table 333 — Test case for V_{CC} and V_{IO} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Name	V_{CC} and V_{IO} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
Test purpose	This test checks the ability of the IUT to remain in the operation mode <i>BD_Sleep</i> in case of a recovery of an undervoltage of V_{CC} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms + 100 μs.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24.

Name	V_{CC} and V_{IO} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
	f) Observe and acquire the error signal of the host interface (<i>TP_N24_INTN</i>) of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. h) Set the external V_{IO} and V_{CC} power supply of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 µs. j) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 µs. l) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.40 V_{CC} and V_{IO} undervoltage recovery, remain in *BD_Standby* (host interface as SPI, *BD_Sleep* not implemented)

Table 334 defines the test case for V_{CC} and V_{IO} undervoltage recovery, remain in *BD_Standby* (host interface as SPI, *BD_Sleep* not implemented).

Table 334 — Test case for V_{CC} and V_{IO} undervoltage recovery, remain in *BD_Standby* (host interface as SPI, *BD_Sleep* not implemented)

Name	V_{CC} and V_{IO} undervoltage recovery, remain in <i>BD_Standby</i> (host interface as SPI, <i>BD_Sleep</i> not implemented)
Test purpose	This test checks the ability of the IUT to remain in the operation mode <i>BD_Standby</i> in case of a recovery of an undervoltage of V_{CC} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — either the Functional class “Bus driver voltage regulator control” or the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms + 200 μs + 100 μs.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire the error signal of the host interface (TP_N24_INTN) of node 24.

Name	V_{CC} and V_{IO} undervoltage recovery, remain in <i>BD_Standby</i> (host interface as SPI, <i>BD_Sleep</i> not implemented)
	f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. g) Set the external V_{CC} and V_{IO} reference voltage of the IUT in node 24 to the default implementation value. h) Wait 10 ms + 100 µs. i) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. j) Wait 5 µs. k) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. l) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.41 V_{IO} and V_{BAT} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Table 335 defines the test case for V_{IO} and V_{BAT} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI).

Table 335 — Test case for V_{IO} and V_{BAT} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Name	V_{IO} and V_{BAT} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
Test purpose	This test checks the ability of the IUT to remain in the operation mode <i>BD_Sleep</i> in case of a recovery of an undervoltage of V_{IO} and V_{BAT} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes: default. — External V_{BAT} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms + 200 μs + 100 μs.
Test execution	- Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. - Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24.

Name	V_{IO} and V_{BAT} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
	c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24. d) Observe and acquire <i>uBus</i> at <i>TP4_N23</i> of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. f) Observe and acquire the error signal of the host interface (<i>TP_N24_INTN</i>) of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. h) Set the external V_{IO} and V_{BAT} power supply of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 µs. j) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 µs. l) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDT_{Idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.42 V_{BAT} and V_{CC} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Table 336 defines the test case for V_{BAT} and V_{CC} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI).

Table 336 — Test case for V_{BAT} and V_{CC} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Name	V_{BAT} and V_{CC} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
Test purpose	This test checks the ability of the IUT to remain in the operation mode <i>BD_Sleep</i> in case of a recovery of an undervoltage of V_{BAT} and V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V — V_{IO} reference voltage (in case of an available V_{IO} input): V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms + 200 μs + 100 μs.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. e) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2.

Name	V_{BAT} and V_{CC} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
	f) Observe and acquire the error signal of the host interface (<i>TP_N24_INTN</i>) of node 24. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. h) Set the external V_{CC} and V_{BAT} power supply of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 µs. j) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 µs. l) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDTx_{idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.43 V_{CC} , V_{BAT} and V_{IO} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Table 337 defines the test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI).

Table 337 — Test case for V_{CC} , V_{BAT} and V_{IO} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Name	V_{CC} , V_{BAT} and V_{IO} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
Test purpose	This test checks the ability of the IUT to change the operation mode to <i>BD_Sleep</i> in case of a recovery of the undervoltage of V_{CC}, V_{BAT} and V_{IO} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: +5,0 V. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms + 200 μs + 100 μs.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window

Name	V_{CC} , V_{BAT} and V_{IO} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
	described in 9.1.4.2. e) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. f) Observe and acquire the error signal of the host interface (TP_N24_INTN) of node 24. g) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. h) Set the external V_{CC}, V_{BAT} and V_{IO} voltages of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 μs. j) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 μs. l) Stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 μs after the falling edge of $uTxEN$ at TP_N23_TxEN of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 μs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — $uINH1$ of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — $uRxD$ of node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 23. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV ($uBDT_{xidle}$). — $uRxD$ of node 23 and node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 24. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.44 Signal V_{BAT} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI, V_{IO} not implemented)

Table 338 defines the test case for signal V_{BAT} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI, V_{IO} not implemented).

Table 338 — Test case for signal V_{BAT} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI, V_{IO} not implemented)

Name	Signal V_{BAT} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI, V_{IO} not implemented)
Test purpose	This test checks the ability of the IUT to remain in the operation mode <i>BD_Sleep</i> in case of a recovery of an undervoltage of V_{BAT} according to ISO 17458-4 and signal this recovery at the SPI to the host while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup <i>BDControl</i> within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver logic level adaptation” is implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: — V_{BAT} power supply of all nodes except node 24: default. — External V_{BAT} power supply of node 24: default. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{BAT} power supply of the IUT in node 24 to $V_{BATUndervoltage}$. — After 1 000 ms + 200 μs + 100 μs reset the SPI interrupt line of node 24 via <i>uSCSN</i> at <i>TP_24_SCSN</i> of node 24.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of node 23 and node 24. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of node 23 and node 24. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of node 23 and node 24.

Name	Signal V_{BAT} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI, V_{IO} not implemented)
	d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. f) Observe and acquire the error signal of the host interface (TP_N24_INTN) of node 24. g) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 23 and node 24. h) Set the external V_{BAT} reference voltage of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 μs. j) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 μs. l) Stimulate the IUT in node 24 at TP_N24_TxD and TP_N24_TxEN by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 μs after the falling edge of $uTxEN$ at TP_N23_TxEN of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 μs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — $uINH1$ of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — $uRxD$ of node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 23. — $uBus$ at $TP4\_N23$ of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV ($uBDT_{Xidle}$). — $uRxD$ of node 23 and node 24 shall not contain the pattern transmitted at $uTxD$ and $uTxEN$ of node 24. — In case of an available RxEN signal $uRxEN$ of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.20.45 V_{CC} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Table 339 defines the test case for V_{CC} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI).

Table 339 — Test case for V_{CC} undervoltage recovery, remain in *BD_Sleep* (host interface as SPI)

Name	V_{CC} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
Test purpose	This test checks the ability of the IUT to remain in the operation mode <i>BD_Sleep</i> in case of a recovery of an undervoltage of V_{CC} according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is implemented — the host interface B (SPI) is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — Ground shift: 0 V. — Failure: none. — Communication: node 23 and node 24 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. Wait 1 000 ms + 200 μs + 100 μs.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 23 and node 24. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 23 and node 24. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 23 and node 24. d) Observe and acquire $uBus$ at $TP4\_N23$ of node 23 according to the observation window described in 9.1.4.2. e) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. f) Observe and acquire the error signal of the host interface (TP_N24_INTN) of node 24.

Name	V_{CC} undervoltage recovery, remain in <i>BD_Sleep</i> (host interface as SPI)
	g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of node 23 and node 24. h) Set the external V_{CC} power supply of the IUT in node 24 to the default implementation value. i) Wait 10 ms + 100 µs. j) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. k) Wait 5 µs. l) Stimulate the IUT in node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by one TSS pattern, followed by one 50/50 pattern as specified in 9.1.3.3. m) Trigger the scope to start the observation 5 µs after the falling edge of <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23.
Postamble	Standard postamble.
Pass criteria	The observation shall start 10 ms + 100 µs after the undervoltage recovery, i.e. synchronously with the stimulation of the IUT in node 23. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>), i.e. node 24 shall be in <i>BD_Sleep</i>. — <i>uRxD</i> of node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 23. — <i>uBus</i> at <i>TP4_N23</i> of node 23 shall stay within <i>Idle</i> range during the observation window, i.e. the absolute bus voltage shall not exceed 30 mV (<i>uBDT_{Idle}</i>). — <i>uRxD</i> of node 23 and node 24 shall not contain the pattern transmitted at <i>uTxD</i> and <i>uTxEN</i> of node 24. — In case of an available RxEN signal <i>uRxEN</i> of node 24 shall be in logical HIGH state during the test execution. — An error shall be signalled at the host interface of node 24.

9.3.21 Power Supply.Wakeup Detection.Undervoltage Detection Timeout

9.3.21.1 V_{IO} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*)

Table 340 defines the test case for V_{IO} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*).

Table 340 — Test case for V_{IO} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*)

Name	V_{IO} undervoltage detection timeout after remote wakeup detection (<i>BD_Sleep</i> to <i>BD_Standby</i> to <i>BD_Sleep</i>)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> (in case of an undervoltage of V_{IO}) to <i>BD_Standby</i> (temporarily) due to a remote wakeup event and then back to <i>BD_Sleep</i> due to V_{IO} undervoltage detection timeout according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Bus driver voltage regulator control” nor the subgroup BDCControl within the Functional class “Bus driver internal voltage regulator” is implemented — the Functional class “Bus driver remote wakeup” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Wait 1 000 ms.
Test execution	- Observe and acquire u_{TxD} at TP_N23_TxD of node 23. - Observe and acquire u_{TxEN} at TP_N23_TxEN of node 23.

Name	V_{IO} undervoltage detection timeout after remote wakeup detection (<i>BD_Sleep</i> to <i>BD_Standby</i> to <i>BD_Sleep</i>)
	c) Observe and acquire <i>uINH1</i> at <i>TP_N24_INH1</i> of node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern. f) Wait 1 000 ms + 100 ms (safety margin for measurement).
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uINH</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) at least until 31 µs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 µs after the beginning of the wakeup pattern and 100 µs + 34 µs after the beginning of the wakeup pattern), <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. the IUTs are in <i>BD_Standby</i> mode. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) not later than 1 000 ms after the wakeup was detected. — The IUT of node 24 shall signal an error to the host during the test execution.

Table 341 defines the test instances for V_{IO} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*) test case defined in Table 340.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 341 — Test instances for V_{IO} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.21.2 V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Standby* to *BD_Standby* to *BD_Standby*)

Table 342 defines the test case for V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Standby* to *BD_Standby* to *BD_Standby*).

Table 342 — Test case for V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Standby* to *BD_Standby* to *BD_Standby*)

Name	V_{CC} undervoltage detection timeout after remote wakeup detection (<i>BD_Standby</i> to <i>BD_Standby</i> to <i>BD_Standby</i>)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Standby</i> (in case of an undervoltage of V_{CC}) to <i>BD_Standby</i> (temporarily) due to a remote wakeup event and then back to <i>BD_Standby</i> due to V_{CC} undervoltage detection timeout according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver remote wakeup” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: — V_{CC} power supply of all nodes except node 24: +5,0. — External V_{CC} power supply of node 24: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. b) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. c) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_N24_INH1 of

Name	V_{CC} undervoltage detection timeout after remote wakeup detection (<i>BD_Standby</i> to <i>BD_Standby</i> to <i>BD_Standby</i>)
	node 24. d) Observe and acquire the error signal of the host interface (<i>TP_N24_ERRN</i> or <i>TP_N24_INTN</i>) of node 24. e) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern. f) Wait 1 000 ms + 100 ms (safety margin for measurement).
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — In case of an available INH1 signal <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. node 24 shall be in <i>BD_Standby</i>. — The IUT of node 24 shall signal an error to the host during the test execution.

Table 343 defines the test instances for V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Standby* to *BD_Standby* to *BD_Standby*) test case defined in Table 342.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 343 — Test instances for V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Standby* to *BD_Standby* to *BD_Standby*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	BD_VRC implemented
Configuration	Power supply	—	—	V _{BAT} = 7,0 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.21.3 V_{IO} and V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*)

Table 344 defines the test case for V_{IO} and V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*).

Table 344 — Test case for V_{IO} and V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*)

Name	V_{IO} and V_{CC} undervoltage detection timeout after remote wakeup detection (<i>BD_Sleep</i> to <i>BD_Standby</i> to <i>BD_Sleep</i>)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> (in case of an undervoltage of V_{IO} and V_{CC}) to <i>BD_Standby</i> (temporarily) due to a remote wakeup event and then back to <i>BD_Sleep</i> due to V_{IO} and V_{CC} undervoltage detection timeout according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver voltage regulator control” is not implemented — the Functional class “Bus driver logic level adaptation” is not implemented — the Functional class “Bus driver internal voltage regulator” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — V_{IO} reference voltage of all nodes except node 24: depends on implementation. — External V_{IO} reference voltage of node 24: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{IO} reference voltage of the IUT in node 24 to $V_{IOUndervoltage}$. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. b) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. c) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. d) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24.

Name	V_{IO} and V_{CC} undervoltage detection timeout after remote wakeup detection (<i>BD_Sleep</i> to <i>BD_Standby</i> to <i>BD_Sleep</i>)
	e) Stimulate the IUT in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern. f) Wait 1 000 ms + 100 ms (safety margin for measurement)
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uINH</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) at least until 31 µs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 24. After the wakeup event is detected (between 31 µs after the beginning of the wakeup pattern and 100 µs + 34 µs after the beginning of the wakeup pattern), <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. the IUTs are in <i>BD_Standby</i> mode. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) not later than 1 000 ms after the wakeup was detected. — The IUT of node 24 shall signal an error to the host during the test execution.

Table 345 defines the test instances for V_{IO} and V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*) test case defined in Table 344.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 345 — Test instances for V_{IO} and V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.21.4 V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*)

Table 346 defines the test case for V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*).

Table 346 — Test case for V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*)

Name	V_{CC} undervoltage detection timeout after remote wakeup detection (<i>BD_Sleep</i> to <i>BD_Standby</i> to <i>BD_Sleep</i>)
Test purpose	This test checks the ability of the IUT to change the operation mode from <i>BD_Sleep</i> (in case of an undervoltage of V_{CC}) to <i>BD_Standby</i> (temporarily) due to a remote wakeup event and then back to <i>BD_Sleep</i> due to V_{CC} undervoltage detection timeout of according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the Functional class “Bus driver remote wakeup” is not implemented — the Functional class “Bus driver logic level adaptation” is implemented — the Functional class “Bus driver voltage regulator control” is not implemented.
Configuration	— Topology: as specified in previous configuration see 9.1 — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes except node 24: +5,0 V. — External V_{CC} power supply of node 24: +5,0 V. — Ground shift: 0 V. — Failure: none. — Communication: Node 23 as transmitter.
Preamble (setup state)	— Standard preamble. — Set the external V_{CC} power supply of the IUT in node 24 to $V_{CCUndervoltage}$. — Wait 1 000 ms.
Test execution	a) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. b) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. c) Observe and acquire $uINH1$ at TP_N24_INH1 of node 24. d) Observe and acquire the error signal of the host interface (TP_N24_ERRN or TP_N24_INTN) of node 24. e) Stimulate the IUT in node 23 at TP_N23_TxD and TP_N23_TxEN by one wakeup pattern. f) Wait 1 000 ms + 100 ms (safety margin for measurement).
Postamble	Standard postamble.

Name	V_{CC} undervoltage detection timeout after remote wakeup detection (<i>BD_Sleep</i> to <i>BD_Standby</i> to <i>BD_Sleep</i>)
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) at least until 31 µs after the first falling edge of <i>uTxD</i> or <i>uTxEN</i> of node 23. After the wakeup event is detected (between 31 µs after the beginning of the wakeup pattern and 134 µs after the beginning of the wakeup pattern), <i>uINH1</i> of node 24 shall be in logical HIGH state (<i>Not_Sleep</i>), i.e. the IUT is in <i>BD_Standby</i> mode. — Latest 1 000 ms + 134 µs after the beginning of the wakeup pattern, <i>uINH1</i> of node 24 shall be in logical LOW state (<i>Sleep</i>) again, i.e. the undervoltage at V_{DIG} is recognized and the IUT shall be in <i>BD_Sleep</i> mode at the end of the test execution. — The IUT of node 24 shall signal an error to the host during the test execution.

Table 347 defines the test instances for V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*) test case defined in Table 346.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 347 — Test instances for V_{CC} undervoltage detection timeout after remote wakeup detection (*BD_Sleep* to *BD_Standby* to *BD_Sleep*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V
	Ground shift	—	+5,0 V at N24	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

9.3.22 Environment.Common Mode Offset

9.3.22.1 Negative common mode offset at passive bus

Table 348 defines the test case for negative common mode offset at passive bus.

Table 348 — Test case for negative common mode offset at passive bus

Name	Negative common mode offset at passive bus
Test purpose	This test checks the behavior of the IUTs when a negative common mode offset occurs in <i>BD_Normal</i> normal mode while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test).
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_Nx_INH1 of all nodes. e) In case of an available $RxEN$ signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes. f) Apply a negative common mode offset of -12,5 V at the passive bus (V_2) to BP and BM according to 7.12. g) Wait 15 μs. h) Stimulate the IUTs of the transmitting nodes according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.

Name	Negative common mode offset at passive bus
Pass criteria	The asymmetry that is described in 9.1.16 is considered within the pass-/fail assessment of this test case. — <i>uRxD</i> of all nodes shall contain all 50/50 patterns transmitted at <i>uTxD</i> and <i>uTxEN</i> of all nodes, i.e. all transmitted data shall be received by all nodes (loopback functionality). — In case of an available INH1 signal <i>uINH1</i> of all nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of all nodes shall be in logical HIGH state before the first node according to the sequence described on matrix A is stimulated (falling edge of <i>uTxD</i> and <i>uTxEN</i>) and shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received patterns.

9.3.22.2 Positive common mode offset at passive bus

Table 349 defines the test case for positive common mode offset at passive bus.

Table 349 — Test case for positive common mode offset at passive bus

Name	Positive common mode offset at passive bus
Test purpose	This test checks the behavior of the IUTs when a positive common mode offset occurs in <i>BD_Normal</i> normal mode while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of all nodes: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of all nodes: default. — V_{CC} power supply of all nodes: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of all nodes: default. — V_{IO} reference voltage of all nodes (in case of an available V_{IO} input): depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test).
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) In case of an available INH1 signal observe and acquire $uINH1$ at TP_Nx_INH1 of all nodes. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes. f) Apply a positive common mode offset of +12,5 V at the passive bus (V_2) to BP and BM according to 7.12. g) Wait 15 μs. h) Stimulate the IUTs of the transmitting nodes according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	The asymmetry that is described in 9.1.16 is considered within the pass/fail assessment of this test

Name	Positive common mode offset at passive bus
	case. — <i>uRxD</i> of all nodes shall contain all 50/50 patterns transmitted at <i>uTxD</i> and <i>uTxEN</i> of all nodes, i.e. all transmitted data shall be received by all nodes (loopback functionality). — In case of an available INH1 signal <i>uINH1</i> of all nodes shall be in logical HIGH state (<i>Not_Sleep</i>) during the test execution. — In case of an available RxEN signal <i>uRxEN</i> of all nodes shall be in logical HIGH state before the first node according to the sequence described on matrix A is stimulated (falling edge of <i>uTxD</i> and <i>uTxEN</i>) and shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received patterns.

10 Test cases for Active Stars

10.1 General

This test case section is applicable to all active stars, independent from an implemented communication controller, bus guardian interface or host interface. In such case, TxD and TxEN of the communication controller interface and BGE of the bus guardian interface shall be set to logical HIGH state permanently, if implemented.

In case the active star device has an Intra Star Interface available, this interface shall be tested by coupling two of such devices together and executing the respective test cases while using only two branches of each device.

10.2 Configuration

10.2.1 Topology

As specified in 6.4. All IUTs of the Active Star are of the same type and from the same manufacturer.

10.2.2 Test planes

10.2.2.1 Analog signals

The Active Star has four specified test planes. Two test planes for the transmitting branch and two for the receiving branch.

Figure 54 depicts the test planes at the Active Star for analog signals.




Figure 54 — Test planes at the Active Star for analog signals

Table 350 defines the test planes at the Active Star for analog signals.

Table 350 — Test planes at the Active Star for analog signals

TP Name	Signal	Description
TPAS1_By	uBus	Transmitting branch, test plane as close as possible to the IUT
TPAS1_By_BP	uBP	Transmitting branch, test plane as close as possible to the IUT
TPAS1_By_BM	uBM	Transmitting branch, test plane as close as possible to the IUT
TPAS2_By	uBus	Transmitting branch, test plane as close as possible to the network
TPAS3_By	uBus	Receiving branch, test plane as close as possible to the network
TPAS4_By	uBus	Receiving branch, test plane as close as possible to the IUT

Figure 55 depicts the branches of the Active Star.




Figure 55 — Branches of the Active Star

The AS has 4 branches that are named for the test planes as *TPASx_By* where

- x stands for the test plane
- y stands for the branch of the AS


EXAMPLE

TPAS1_B2 represents the test plane 1 at the branch 2 of the Active Star.

10.2.2.2 Digital signals

The test planes at the Active Star for digital signals (observation by logic analyzer) are specified as:

Figure 54 depicts the test planes at the Active Star.



Components

BD Bus Driver

Connections and supplies

INH1 Inhibit 1 pin
TP Test plane

Figure 56 — Test planes at the Active Star

Table 351 defines the test planes at the Active Star (digital signals).

Table 351 — Test planes at the Active Star (digital signals)

TP Name	Signals	Description
<i>TP_AS_INH1</i>	INH1	INH1 signal of the IUT

10.2.2.3 Test planes for current measurement

A shunt shall be implemented in order to measure the current of the bus wires:

- *TP_AS_B2_R_{IBP}*²⁴⁾

24) Only branch 1 is affected

— *TP_AS_B2_R_{IBM}*

10.2.2.4 Test planes for the oscilloscope

The oscilloscope observes the following test planes:

— *TP_N23_RxD*

— *TP_N23_TxEN*

— *TP_N23_TxD*

— *TP_N2_RxD*

— *TP_N2_TxEN*

— *TP_N2_TxD*

— *TP4_N2*

— *TP4_N12*

— *TPAS1_By_BM*

— *TPAS1_By_BP*

— *TP_AS_UGS* (dynamic ground shift voltage)

10.2.2.5 Test planes for the logic analyzer

The logic analyzer observes the following test planes:

— *TP_Nx_RxD*²⁵⁾

— *TP_Nx_RxEN*

— *TP_Nx_TxD*

— *TP_Nx_TxEN*

— *TP_Nx_STBN*

— *TP_Nx_ERRM*

— *TP_Nx_INH1*

— *TP_Nx_WAKE*

— *TP_Nx_BGE*

— *TP_Nx_EN*

— *TP_Nx_INTN*

25) The number of the node depends on the test case

— *TP_Nx_SCSN*

10.2.2.6 Test planes for the pattern generator


The pattern generator stimulates the following test planes:

- *TP_Nx_TxD*²⁶⁾
- *TP_Nx_TxEN*
- *TP_Nx_BGE*
- *TP_AS_WAKE*

10.2.3 Test patterns

10.2.3.1 Babbling idiot

Figure 57 depicts the test pattern for a babbling idiot simulation.



Key

TP_N12_TxD	Transmit Data input signal of the IUT at node 12
TP_N12_TxEN	Transmit Data Enable Not input signal of the IUT at node 12
TP_N13_TxD	Transmit Data input signal of the IUT at node 13
TP_N13_TxEN	Transmit Data Enable Not input signal of the IUT at node 13
TP_N14_TxD	Transmit Data input signal of the IUT at node 14
TP_N14_TxEN	Transmit Data Enable Not input signal of the IUT at node 14

Figure 57 — Test pattern for a babbling idiot simulation

10.2.3.2 Star setup delay

These test signals are specified to check the parameter *dStarSetUpDelay*.

Figure 58 depicts the test signal for node 1 (star setup delay).

26) The number of the node depends on the test case




Figure 58 — Test signal for node 1 (star setup delay)

Figure 59 depicts the test signal for node 2 (star setup delay).




Figure 59 — Test signal for node 2 (star setup delay)

10.2.3.3 Frame end sequence (FES)

Figure 60 depicts the test pattern for simulation of a frame end sequence.




Figure 60 — Test pattern FES

10.2.4 Observation windows

10.2.4.1 Parameters *dStarDelay10* and *dStarDelay01*

Figure 61 depicts the observation point for the analysis of the star delay.




Figure 61 — Observation point for the analysis of the star delay

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point 1: 42,9 μ s after the trigger event.
- Start acquisition point 2: 65 μ s after the trigger event.
- Observation Window: 0,75 μ s.

When this observation window is used in matrix E (see 10.2.10), a repetition may be used delayed according to the start acquisition point 2.

ISO 17458-4 shows the measurement descriptions of the parameters [*dStarDelay10*, *dStarDelay01*].

10.2.4.2 Parameter *dStarTSSLengthChange*

Figure 62 depicts the observation point for the analysis of the Active Star truncation.




Figure 62 — Observation point for the analysis of the Active Star truncation

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point 1: 41,8 μs after the trigger event.
- Start acquisition point 2: 63,9 μs after the trigger event.
- Observation Window: 1,75 μs

When this observation window is used in matrix E (see 10.2.10), a repetition may be used delayed according to the start acquisition point 2.

ISO 17458-4 shows the measurement description of the parameter *dStarTSSLengthChange*.

10.2.4.3 Parameter *dStarSetUpDelay*

Figure 63 depicts the observation point for the analysis of the Active Star setup delay.




Figure 63 — Observation point for the analysis of the Active Star setup delay

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point: 41 μ s after the trigger event.
- Observation Window: 4,2 μ s.

ISO 17458-4 shows the measurement description of the parameter *dStarSetUpDelay*.

10.2.4.4 Parameter *dStarWakeupReaction* after RWU

This observation window is to verify the bus state change from *Idle_LP* to *Idle* after detection of a remote wakeup event.

- Trigger event: first negative edge of external trigger signal.

- Start acquisition point: 0 μ s after the trigger event.
- Observation Window: 73 μ s + 1 μ s security.

10.2.4.5 Parameter *dStarWakeupReaction* before RWU

This observation window is to verify the bus state *Idle_LP* before detection of a remote wakeup event.

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point: 0 μ s after the trigger event.
- Observation Window: 25 μ s.

10.2.4.6 Parameter *dStarGoToSleep*

This observation window is to verify the bus state stay in *Idle_LP* while the branch is in *Branch_LowPower* state or change from *Idle* to *Idle_LP*, i.e. change the branch to *Branch_LowPower* state when the Active Star is in *AS_Normal* for longer than *dStarGoToSleep* and the branches are not in *Branch_Transmit* or *Branch_Receive* state.

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point: 0 μ s after the trigger event.
- Observation Window: 6 400 ms + 100 ms.

10.2.4.7 Bus states

This observation window is to verify the bus states of the branches of the Active Star, i.e. *Idle*, *Data_1* and *Data_0*.

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point: 0 μ s after the trigger event.
- Observation Window: 5 μ s.

10.2.4.8 Parameter *dBranchRxActiveMax*

This observation window is to verify the branch noise detection time *dBranchRxActiveMax*.

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point: 0 μ s after the trigger event.
- Observation Window: 2 600 μ s.

10.2.4.9 Dynamic low battery – *AS_Sleep*

This observation window is to verify the bus state of the branches of the Active Star during the dynamic low battery pulse. All branches shall be in *Idle_LP* state.

- Trigger event: first negative edge of external trigger signal.

- Start acquisition point: 0 s after the trigger event.
- Observation Window: 10,2 s (max duration of low battery voltage pulse).

10.2.4.10 Parameter *dStarWakeupReaction_{local}* after LWU

This observation window is to verify the bus state change from *Idle_LP* to *Idle* after detection of a local wakeup event.

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point: 0 μ s after the trigger event.
- Observation Window: 601 μ s (100 μ s + 500 μ s + 1 μ s)

10.2.4.11 Verification of bus in *idle* state (long)

The bus is verified to be in or *Idle_LP* state at the Active Star.

- Trigger event: first negative edge of external trigger signal.
- Start acquisition point: 0 μ s after the trigger event.
- Observation Window: 1,2 ms.

The absolute differential voltage $|u_{Bus}|$ shall not exceed 30 mV ($u_{StarTx_{idle}}$) and/or u_{BP} and u_{BM} of the observed branches shall be within a voltage level between -200 mV and +200 mV

10.2.5 Operation modes of the AS

The AS has the following operation modes:

- *AS_Normal*: receive/transmit possible, transition to *AS_Sleep* and *AS_Standby* possible.
- *AS_Sleep*: receive/transmit NOT possible, transition to *AS_Standby* possible by wakeup.
- *AS_Standby*: receive/transmit NOT possible, transition to *AS_Normal* possible due to no undervoltage on supply and APM flag is set.

The AS performs autonomous power moding while the autonomous power moding flag (APM flag) is set. By default the APM flag is been set during power on of the Active Star (also set by undervoltage V_{IO} and $V_{StarSupply}$ and reception of a wakeup). The Active Star never resets this flag on its own but can be reset if an Active Star – host interface is implemented (see clause 12).

The Active Star reaches the operation modes by the conditions listed in Table 352.

Table 352 — Conditions of the Active Star operation modes

Operation mode	Condition
<i>AS_Normal</i>	No undervoltage on $uV_{StarSupply}$ and APM flag is set
<i>AS_Sleep</i>	Expiration of <i>dStarGoToSleep</i> timeout while APM flag is set
<i>AS_Standby</i>	Undervoltage condition $uV_{StarSupply}$ Local or remote wakeup Power on, $uV_{StarSupply}$ above power on threshold
<i>AS_Off</i>	Power off, $uV_{StarSupply}$ below power on threshold (transition can start from any other operation mode)

10.2.6 Power supplies

10.2.6.1 The used power supplies of the Active Star

- The $V_{StarSupply}$ is the power supply of the Active Star. The datasheet of the IUT shall state what supply is. It may depend on V_{BAT} , V_{CC} or on both.
 - The V_{CC} supply input of the AS is a feature of the optional functional class “Active Star – internal voltage regulator” and the Functional class “Active star – voltage regulator control”. The V_{CC} input of the IUT is supplied with different voltage levels:
 $V_{CC} = V_{CCUndervoltage}, +5,0\text{ V}$
 - The V_{BAT} input of the AS is a feature of the optional Functional class “Active star – internal voltage regulator” and the Functional class “Active star – voltage regulator control”. The V_{BAT} input of the IUT is supplied with different voltage levels:
 $V_{BAT} = (\text{default}), +7,0\text{ V}, +5,5\text{ V}, V_{BATUndervoltage}$
- In case of undervoltage at $V_{StarSupply}$, $V_{StarSupply}$ shall be set to the product specific supply undervoltage detection threshold that depends on implementation, and might have product specific effects to the levels of V_{BAT} and/or V_{CC} (in case the $V_{StarSupply}$ is derived from them). Due to that, all available supplies shall be set to undervoltage. The datasheet of an AS shall state the exact derivation of $V_{StarSupply}$.
- The V_{IO} supply input of the AS is a feature of the optional functional class “Active Star – logic level adaptation”. It may be connected to the IUT with different voltages, depending on implementation:
 $V_{IO} = (\text{depending on implementation}), V_{IOUndervoltage}$

10.2.6.2 The power supply configuration of all nodes

- In case that V_{BAT} and V_{CC} are both implemented:
 - V_{CC} power supply of all nodes: $+5,0\text{ V}$
 - V_{BAT} power supply of all nodes: (default)
- In case that only V_{CC} is implemented:
 - V_{CC} power supply of all nodes: $+5,0\text{ V}$
- In case that only V_{BAT} is implemented:

- V_{BAT} power supply of all nodes: (default)
- In case that V_{IO} is implemented:
 - V_{IO} reference voltage of all nodes: (depending on implementation)

10.2.7 Stress

- The ground shift is located as shown in Figure 14.
- The low battery affects the Active Star only.

NOTE The common nodes including their Bus Drivers are not stressed at all in Active Star test cases. All nodes are always supplied with all implemented supply voltages and not stressed by low battery or ground shift.

10.2.8 Failures

Failures of the AS are also described in 7.6.

10.2.9 Optional features

10.2.9.1 General

The features stated in the following subclauses are optional as specified in ISO 17458-4 and shall be tested in the test cases if available in the IUT:

10.2.9.2 Functional class “Active Star – voltage regulator control”

This functional class requires the following optional features to be implemented in coexistence:

- Signal INH1
- Power supply input V_{BAT}
- Power supply input V_{CC}
- Active Star – wake interface (optional within this functional class)

10.2.9.3 Functional class “Active Star – internal voltage regulator”

This functional class requires the following optional features to be implemented in coexistence:

- Power supply input V_{BAT}
- Signal INH1 (optional within this functional class)
- Active Star – wake interface (optional within this functional class)

This functional class requires that no V_{CC} supply input is present.

10.2.9.4 Functional class “Active Star – logic level adaptation”

This class requires the implementation of a logic level-shift interface and that the thresholds of all digital inputs are controlled by this voltage as well as all digital outputs are related to this level.

10.2.9.5 Functional class “Active Star increased voltage amplitude transmitter”

This class requires the shift of the minimum of $u_{StarTx_{Active}}$ to a voltage of 900 mV

10.2.10 Definition of communication

10.2.10.1 Matrix C

Some test instances need only 2 transmitters as depicted in Figure 64.




Figure 64 — Communication matrix C

Delay between the messages: 500 ns. The second transmitter (node 2) starts transmission only 500 ns after the first transmitter (node 1). So, the transmission of node 2 shall reach the Active Star slightly later than 500 ns after the transmission of node 1, because the propagation delay between node 2 to the Active Star (3,5 m) is greater than between node 1 and the Active Star (1 m).

10.2.10.2 Matrix E

Some test cases need a matrix for the passive networks as depicted in Figure 65.




Figure 65 — Communication matrix E

Pause between the messages: 20 μ s

10.2.10.3 Single node

In some test cases only one transmitter is required; this is either node 1, 2 or 11.

10.2.10.4 Node 1 and 2 as transmitter

In some test cases node 1 and 2 as transmitter are required.

10.2.10.5 Node 23 as transmitter

In this communication node 23 is the transmitter.

10.2.11 Standard preamble

The standard preamble shall be executed as follows:

- a) Switch on power supplies and initialize them according to the values defined for each test case in the configuration.
- b) Set ground shift and initialize it according to the values defined for each test case in the configuration.
- c) Set failure according to the values defined for each test case in the configuration.
- d) Wait for 500 ms in order to have a stable failure state.
- e) TxEN and TxD of all nodes shall be in logical HIGH state, i.e. the Bus Drivers shall signal *Idle* on the bus.
- f) In case a BGE signal is available, this signal shall be in logical HIGH state at all nodes and the Active Star.
- g) In case of a WAKE pin this signal shall be in logical HIGH state.
- h) Stimulate Bus Drivers of all nodes via host commands to enter *BD_Normal*.
- i) Make sure that the Active Star is in *AS_Normal* mode when this preamble is left and the test execution is entered, e.g. by switching on the power supply of the Active Star just before the end of the preamble.

10.2.12 Sleep preamble

- a) Switch on power supplies and initialize them according to the values defined for each test case in the configuration.
- b) Set ground shift and initialize it according to the values defined for each test case in the configuration.
- c) Set failure according to the values defined for each test case in the configuration.
- d) Wait for 500 ms in order to have a stable failure state.
- e) TxEN and TxD of all nodes shall be in logical HIGH state, i.e. the Bus Drivers shall signal *Idle* on the bus.
- f) In case a BGE signal is available, this signal shall be in logical HIGH state at all nodes and the Active Star.
- g) In case of a WAKE pin this signal shall be in logical HIGH state.
- h) Stimulate Bus Drivers of all nodes via host commands to enter *BD_Normal*.
- i) Wait 6 400 ms to make sure that the AS enters *AS_Sleep*.

10.2.13 Standard postamble

- a) Set ground shift to 0 V.
- b) Reset failures.
- c) Switch off all power supplies.

10.3 Static test cases

The motivation of static test cases is to check the availability and the boundaries in the data sheet of the IUT (topology independent check).

Every parameter shall be part of the data sheet and fulfill the specified boundaries. If at least one parameter does not pass this test, the result of the whole conformance test is failed.

Table 353 defines the static test cases for Active Stars.

Table 353 – Static test cases for Active Stars

Index	Parameter	SOVS Brace	Description	Min	Max	Unit
1.	<i>dBusTx01</i>	Communication. Signal Shape	Rise time differential bus voltage (20 % → 80 %) ^a	6	18,75	ns
2.	<i>dBusTx10</i>	Communication. Signal Shape	Fall time differential bus voltage (80 % → 20 %) ^a	6	18,75	ns
3.	<i>uStarTx_{active}</i>	Communication. Signal Shape	Absolute value of <i>uBus</i> , while sending ^{b, c}	600	2 000	mV
4.	<i>uStarTx_{idle}</i>	Communication. Signal Shape	Absolute value of <i>uBus</i> voltage while <i>Idle</i> ^b	0	30	mV
5.	<i>dBranchRx ActiveMax</i>	Communication.Timing. Active Star	Noise detection time	650	2 600	µs
6.	<i>R_{CM1}, R_{CM2}</i>	Environment	Common mode input resistance	10	40	kΩ
7.	<i>uCM</i>	Environment. Ground shift	Common mode voltage range that does not disturb the receive function ^{d, e}	-10	+15	V
8.	<i>uStarUVV_{BAT}</i>	Power Supply. Active Star. Undervoltage <i>V_{BAT}</i>	<i>V_{BAT}</i> undervoltage detection threshold	4	5,5	V
9.	<i>uStarUVV_{CC}</i>	Power Supply. Active Star. Undervoltage <i>V_{CC}</i>	<i>V_{CC}</i> undervoltage detection threshold	4	—	V
10.	<i>dStarUVV_{CC}</i>	Power Supply. Active Star. Undervoltage <i>V_{CC}</i>	<i>V_{CC}</i> undervoltage detection time	—	1 000	ms
11.	<i>iBP_{Leak}</i>	Mode.Active Star. Off	Absolute leakage current, when in <i>AS_Off</i> ^f	—	25	µA
12.	<i>iBM_{Leak}</i>	Mode.Active Star. Off	Absolute leakage current, when in <i>AS_Off</i> ^f	—	25	µA
13.	<i>iBM_{GNDShortMax}</i>	Failure. Short-circuit.BM	Maximum output current when shorted to GND	—	60	mA
14.	<i>iBP_{GNDShortMax}</i>	Failure. Short-circuit.BP	Maximum output current when shorted to GND	—	60	mA
15.	<i>iBM_{BAT48ShortMax}</i>	Failure. Short-circuit.BM	Maximum output current when shorted to <i>V_{BAT}</i> = +48 V ^g	—	72	mA
16.	<i>iBP_{BAT48ShortMax}</i>	Failure. Short-circuit.BP	Maximum output current when shorted	—	72	mA

Index	Parameter	SOVS Brace	Description	Min	Max	Unit
			to $V_{BAT} = +48\text{ V}$ ^g			
17.	$iBM_{BAT27ShortMax}$	Failure. Short-circuit.BM	Maximum output current when shorted to $V_{BAT} = +27\text{ V}$	—	60	mA
18.	$iBP_{BAT27ShortMax}$	Failure. Short-circuit.BP	Maximum output current when shorted to $V_{BAT} = +27\text{ V}$	—	60	mA
19.	Functional Class "Active Star – Bus Guardian interface"	Functional Class	Checks the complete implementation of all specified options	—	—	—
20.	$dStarDelay10$	Communication.Delay	Propagation delay through an Active Star	—	150	ns
21.	$dStarDelay01$	Communication.Delay	Propagation delay through an Active Star	—	150	ns
22.	$dStarAsym$	Communication.Delay	Asymmetric propagation delay for monolithic devices ^h	0	8	ns
23.	$dStarAsym2$	Communication.Delay	Asymmetric propagation delay for non-monolithic devices ^h	0	10	ns
24.	$dStarSetUpDelay$	Communication.Delay	Set up delay	—	500	ns
25.	$dStarGoToSleep$	Mode.Active Star. Low Power	Go-to-Sleep timeout	640	6 400	ms
26.	$dStarWakeupReactionTime$	Mode.Active Star. Low Power	Active Star wakeup reaction time	—	70	µs
27.	Device qualification according to [13]	—	Checks the existence of this qualification in the datasheet	—	—	—
28.	T_{AMB_Class0}	Environment	Ambient temperature for class 0 ^{e, i}	-40	+150	°C
29.	T_{AMB_Class1}	Environment	Ambient temperature for class 1 ^{e, i}	-40	+125	°C
30.	T_{AMB_Class2}	Environment	Ambient temperature for class 2 ^{e, i}	-40	+105	°C
31.	T_{AMB_Class3}	Environment	Ambient temperature for class 3 ^{e, i}	-40	+85	°C
32.	$iBM_{-5VshortMax}$	Failure. Short-circuit.BM	Maximum output current when shorted to $V_{BAT} = -5\text{ V}$	—	60	mA
33.	$iBP_{-5VshortMax}$	Failure. Short-circuit.BP	Maximum output current when shorted to $V_{BAT} = -5\text{ V}$	—	60	mA
34.	Functional Class	Functional Class	Checks the complete implementation of all	—	—	—

Index	Parameter	SOVS Brace	Description	Min	Max	Unit
	"Active Star – Voltage regulator control"		specified options			
35.	Functional Class "Active Star – Internal voltage regulator"	Functional Class	Checks the complete implementation of all specified options	—	—	—
36.	$iBM_{BPShortMax}$	Failure. Short-circuit.BM	Maximum output current when BM shorted BP	—	60	mA
37.	$iBP_{BMShortMax}$	Failure. Short-circuit.BP	Maximum output current when BP shorted BM	—	60	mA
38.	$iBM_{BAT60ShortMax}$	Failure. Short-circuit.BM	Maximum output current when shorted to $V_{BAT} = +60 V^{g, j}$	—	90	mA
39.	$iBP_{BAT60ShortMax}$	Failure. Short-circuit.BP	Maximum output current when shorted to $V_{BAT} = +60 V^{g, j}$	—	90	mA
40.	$uBias$ – Non Low Power	Mode.Active Star. Normal	Voltage at BP & BM during bus state $Idle^{k, l}$	1 800	3 200	mV
41.	$uBias$ – Low Power	Mode.Active Star. Low Power	Voltage at BP & BM during bus state $Idle_{LP}^{k, l, m}$	-200	+200	mV
42.	$dStarUVV_{BAT}$	Power Supply. Active Star. Undervoltage V_{BAT}	Reaction time for V_{BAT} undervoltage detection	—	1 000	ms
43.	$uStarUVV_{IO}$	Power Supply. Active Star. Undervoltage V_{IO}	Transition to low power when V_{IO} voltage falls below product specific threshold	2	—	V
44.	$dStarUVV_{IO}$	Power Supply. Active Star. Undervoltage V_{IO}	Reaction time for V_{IO} undervoltage detection	—	1 000	ms
45.	$uINH1_{Not\_Sleep}$	Communication. Threshold	Voltage on inhibit pin, when signaling <i>Not_Sleep</i> at 200 μA load, $uVBAT > 5,5 V$	$uVBAT - 1 V$	—	V
46.	$iINH1_{Leak}$	Mode.Active Star. Low Power	Absolute leakage current while signaling <i>Sleep</i> , $uVBAT > 5,5 V^n$	—	10	μA
47.	$dStarTSS_{LengthChange}$	Communication Truncation	Frame TSS length change caused by Active Star (= $dTSS_B - dTSS_A$)	-450	0	ns
48.	$dStarFES1_{LengthChange}$	Communication Truncation	Prolongation of last bit of a frame (= $dFES1_B - dFES1_A$)	0	450	ns

Index	Parameter	SOVS Brace	Description	Min	Max	Unit
49.	$dStarUVV_{Supply}$	Power Supply. Active Star. Undervoltage $V_{StarSupply}$	Supply undervoltage reaction time	—	1	ms
50.	$dStarRV_{Supply}$	Power Supply. Active Star. Undervoltage $V_{StarSupply}$	Supply undervoltage recovery time	—	10	ms
51.	$uStarUVV_{Supply}$	Power Supply. Active Star. Undervoltage $V_{StarSupply}$	Supply undervoltage detection threshold	4	—	V
52.	$dStarRV_{BAT}$	Power Supply. Active Star. Undervoltage V_{BAT}	V_{BAT} Undervoltage recovery time for Active Star	—	10	ms
53.	$dStarRV_{CC}$	Power Supply. Active Star. Undervoltage V_{CC}	V_{CC} Undervoltage recovery time for Active Star	—	10	ms
54.	$dStarRV_{IO}$	Power Supply. Active Star. Undervoltage V_{IO}	V_{IO} Undervoltage recovery time for Active Star	—	10	ms
55.	$dWU_{Interrupt}$	Mode.Active Star. Low Power.Wakeup	Acceptance timeout for interrupts	0,13 °	1	µs
56.	$dWU_{0Detect}$	Mode.Active Star. Low Power.Wakeup	Time for detection of a $Data_0$ phase in WU pattern	1	4	µs
57.	$dWU_{IdleDetect}$	Mode.Active Star. Low Power.Wakeup	Time for detection of an <i>Idle</i> phase in WU pattern	1	4	µs
58.	$dWU_{Timeout}$	Mode.Active Star. Low Power.Wakeup	Acceptance timeout for WU pattern recognition	48	140	µs
59.	$dStarWakePulseFilter$	Mode.Active Star. Low Power.Wakeup	Duration of a valid wake pulse at local WAKE pin	1	500	µs
60.	$iBP_{LeakGND}$	Failure. Loss.GND.IUT	Absolute leakage current in case of loss of GND ^P	—	1 600	µA
61.	$iBM_{LeakGND}$	Failure. Loss.GND.IUT	Absolute leakage current in case of loss of GND ^P	—	1 600	µA
62.	$dStarWakeReaction_{local}$	Mode.Active Star. Low Power.Wakeup	Active Star reaction time on a local wakeup event	—	100	µs
63.	$dStarSymbolLengthChange$	Communication Truncation	Symbol length change (only static portion) = $dSymbol_B - dSymbol_A$	-300	450	ns
64.	Functional Class "Active Star – logic level adaption"	Functional Class	Checks the complete implementation of all specified options	—	—	—

Index	Parameter	SOVS Brace	Description	Min	Max	Unit
65.	Functional Class "Increased voltage amplitude transmitter"	Functional Class	Checks the complete implementation of all specified options	—	—	—
66.	$uESD_{EXT}$	Environment	ESD protection on pins that lead to ECU terminals ⁹	6	—	kV
67.	$uESD_{INT}$	Environment	ESD on all other pins	2	—	kV
68.	$uESD_{IEC}$	Environment	ESD protection on BP and BM	6	—	kV
69.	$uV_{BAT-WAKE}$	Power Supply	Minimum battery voltage required for wakeup detector (local and remote) operation in case that V_{CC} is implemented	—	7	V
70.	$dBusTxai$	Communication. Signal Shape	Transition time active $\rightarrow$ idle ^r	—	30	ns
71.	$dBusTxia$	Communication. Signal Shape	Transition time idle $\rightarrow$ active	—	30	ns
72.	Operation modes in case of VStarSupply = nominal, $V_{BAT} \geq 5,5$ V and V_{CC} = nominal (if implemented)	—	<i>The Active Star shall be able to operate in all operation modes (in case that V_{CC} is implemented, wakeup detection is not mandatory)</i>	—	—	—
73.	Operation modes in case of VStarSupply = nominal, $V_{BAT} \geq 7$ V and V_{CC} = nominal	—	<i>The Active Star shall be able to operate in all operation modes (wakeup detection mandatory)</i>	—	—	—
74.	$uV_{BAT-WAKE}$	Power Supply	Minimum battery voltage required for wakeup detector (local and remote) operation in case that V_{CC} is not implemented	—	5,5	V
75.	$dBusTxDif$	Communication. Signal Shape	<i>Difference between differential rise and all time $dBusTx10$ - $dBusTx01$ </i>	—	3	ns
76.	$R_{StarTransmitter}$	Simulation	<i>Active Star - Bus interface simulation</i>	product specific	product specific	—

Index	Parameter	SOVS Brace	Description	Min	Max	Unit
			<i>resistor</i>			
77.	<i>dStarSymbolEndLengthChange</i>	Communication.Truncation	<i>Prolongation of symbol at symbol end</i>	0	450	ns
a Load on BP/BM: $40\ \Omega \parallel 100\ \text{pF}$. b Load on BP/BM: $40..55\ \Omega \parallel 100\ \text{pF}$. c In case the functional class "Bus Driver increased voltage amplitude transmitter" or the functional class "Active Star increased voltage amplitude transmitter" is implemented, the minimum of <i>uBDTxActive</i> or <i>uStarTxAcive</i> shall be shifted to 900 mV. d $u_{CM} = (u_{BP} + u_{BM}) / 2$. To be tested on a receiving Bus Driver with a sending Bus Driver that has a ground offset voltage in the range of $[-12,5\ \text{V} - +12,5\ \text{V}]$ and sends a 50/50 pattern. e The device shall meet at least the range as given in ISO 0 0000-4, but can be better than the minimum and maximum values. f Test conditions: $u_{BP} = u_{BM} = 5\ \text{V}$, all other pins connected to GND. GND pin connected directly to 0 V. g These limitations are only valid for devices that are meant to be used in "42 V board net" systems. h $dStarAsym = dStarDelay10 - dStarDelay01$, for $u_{Bus} > 400\ \text{mV}$ and $4\ 400\ \text{ns} > dBit$ at TP14 $> 80\ \text{ns}$. i At least one of the classes shall be implemented. j 400 ms originated from load dump conditions. k Prerequisite is that the Bus Driver is connected to GND and $u_{VCC} = 5\ \text{V}$ (if applicable) and $u_{VBAT} \geq 7\ \text{V}$ (if applicable). l Load on BP/BM: $40\ \Omega - 55\ \Omega \parallel 100\ \text{pF}$. Nominal voltage of <i>uBias</i> is 2 500 mV in normal mode and 0 mV in low power modes. m The internal resistance of the <i>uBias</i> voltage source in low power modes can be significantly higher than in non-low power modes. n Leakage current can be tested by applying a 100 kΩ to INH1 and checking for $u_{INH1} < 1\ \text{V}$. o The minimum value is only guaranteed, when the phase that is interrupted was continuously present for at least 870 ns. p Test conditions: $u_{BP} = u_{BM} = 0\ \text{V}$, all other pins connected via 0 Ω to 16 V. q Typically: BM, BP, WAKE and V_{BAT}. r Load on BP/BM: $40\ \Omega \parallel 100\ \text{pF}$.						

10.4 Test cases

10.4.1 Communication.Delay.dStarDelay10

10.4.1.1 Communication delay *dStarDelay10*

Table 354 defines the test case for communication delay *dStarDelay10*.

Table 354 — Test case for communication delay *dStarDelay10*

Name	Communication delay <i>dStarDelay10</i>
Test purpose	This test checks the FlexRay parameter <i>dStarDelay10</i> (propagation delay of a negative edge through the active star) in the test system while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. e) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one

Name	Communication delay <i>dStarDelay10</i>
	10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— $dStarDelay10 \leq 150\text{ns}$. — in case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 355 defines the test instances for communication delay *dStarDelay10* test case defined in Table 354.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 355 — Test instances for communication delay *dStarDelay10*

Instance		1	2	3	4
Purpose	Stress	none	ground shift at AS	ground shift at node	low battery
	Precondition	—	—	—	AS_VRC or AS_IVR impl.
Configuration	Power supply	—	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	+5,0 V at N23	—
	Failure	—	—	—	—
Preamble		—	—	—	—
Test execution		—	—	—	—
Pass criteria		—	—	—	—

10.4.2 Communication.Delay.dStarDelay01

10.4.2.1 Communication delay dStarDelay01

Table 356 defines the test case for communication delay dStarDelay01.

Table 356 — Test case for communication delay dStarDelay01

Name	Communication delay dStarDelay01
Test purpose	This test checks the FlexRay parameter <i>dStarDelay01</i> (propagation delay of a positive edge through the active star) in the test system while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. e) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.

Name	Communication delay <i>dStarDelay01</i>
Pass criteria	— $dStarDelay01 \leq 150\text{ns}$. — in case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 357 defines the test instances for communication delay *dStarDelay01* test case defined in Table 356.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 357 — Test instances for communication delay *dStarDelay01*

Instance		1	2	3	4
Purpose	Stress	none	ground shift at AS	ground shift at node	low battery
	Precondition	—	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	-+5,0 V at N23	—
	Failure	—	—	—	—
Preamble		—	—	—	—
Test execution		—	—	—	—
Pass criteria		—	—	—	—

10.4.3 Communication.Delay.dStarSetUpDelay

10.4.3.1 Communication delay *dStarSetUpDelay*

Table 358 defines the test case for communication delay *dStarSetUpDelay*.

Table 358 — Test case for communication delay *dStarSetUpDelay*

Name	Communication delay <i>dStarSetUpDelay</i>
Test purpose	This test checks the FlexRay parameter <i>dStarSetUpDelay</i> while no stress condition is present. This test case verifies that a second incoming data stream reaching the active star slightly after <i>dStarSetUpDelay</i> is ignored by the active star.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix C.
Preamble (setup state)	Standard preamble
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of the transmitting nodes. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of the transmitting nodes. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all receiving nodes in the branches B2 and B4 of the active star. d) Observe and acquire <i>uBus</i> at <i>TPAS4_B1</i> of the receiving branch according to the observation window described in 10.2.4.3. e) Observe and acquire <i>uBus</i> at <i>TPAS1_B3</i> of the transmitting branch according to the observation window described in 10.2.4.3. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all receiving nodes in the branches B2 and B4 of the active star. g) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. h) Stimulate the bus driver of the first transmitting node according to the sequence

Name	Communication delay <i>dStarSetUpDelay</i>
	described on matrix C at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. i) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix C at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by the Star Setup Delay 1^a pattern. j) Stimulate the bus driver of the second transmitting node according to the sequence described on matrix C at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by the Star Setup Delay 2 pattern. Start stimulation delayed by 500 ns to the first transmitting node.
Postamble	Standard postamble.
Pass criteria	The pattern sent by the second transmitting node shall not be retransmitted by the active star because the incoming data stream shall be ignored after <i>dStarSetUpDelay</i>. — Branch 2 and 4 shall retransmit the pattern transmitted by node 1, only. That means, that the RxD signal of nodes 11, 12, 13, 14, 21, 22, 23 and 24 shall contain the pattern applied to node 1. — In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.
^a Test signals "Star Setup Delay 1 and 2" are specified in 10.2.3.2.	

Table 359 defines the test instances for communication delay *dStarSetUpDelay* test case defined in Table 358.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 359 — Test instances for communication delay *dStarSetUpDelay*

Instance		1	2	3	4
Purpose	Stress	none	ground shift at AS	ground shift at node	low battery
	Precondition	—	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	+5,0 V at N23	—
	Failure	—	—	—	—
Preamble		—	—	—	—
Test execution		—	—	—	—
Pass criteria		—	—	—	—

10.4.4 Communication.Truncation.dFrameTSSLengthChange_{M,N}10.4.4.1 Communication truncation dFrameTSSLengthChange_{M,N}

Table 360 defines the test case for communication truncation dFrameTSSLengthChange_{M,N}.

Table 360 — Test case for communication truncation dFrameTSSLengthChange_{M,N}

Name	Communication truncation dFrameTSSLengthChange _{M,N}
Test purpose	This test checks the overall channel truncation while no stress condition is present according to the sum of all allowed truncation effects specified in ISO 17458-4. This test shall verify, that only the transmission start sequence is affected by truncation effects and that a protocol controller would decode the following data properly.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test).
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_Nx_TxD</i> of all nodes. b) Observe and acquire <i>uTxEN</i> at <i>TP_Nx_TxEN</i> of all nodes. c) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. d) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. e) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.

Name	Communication truncation <i>dFrameTSSLengthChange_{M,N}</i>
Postamble	Standard postamble.
Pass criteria	— The width of all received TSS patterns (logical LOW phase from the falling edge of the received TSS pattern to the rising edge of the first bit of the following 10/90 pattern) in <i>uRxD</i> of all nodes shall be at least 1 100 ns - -850 ns and is not lengthened more than 50 ns, i.e. the channel truncation shall be within the allowed range. — In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 361 defines the test instances for communication truncation *dFrameTSSLengthChange_{M,N}* test case defined in Table 360.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 361 — Test instances for communication truncation *dFrameTSSLengthChange_{M,N}*

Instance		1	2	3	4
Purpose	Stress	none	ground shift at AS	ground shift at node	low battery
	Precondition	—	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	+5,0 V at N23	—
	Failure	—	—	—	—
Preamble		—	—	—	—
Test execution		—	—	—	—
Pass criteria		—	—	—	—

10.4.5 Communication.Truncation.dStarTSSLengthChange

10.4.5.1 Communication truncation dStarTSSLengthChange

Table 362 defines the test case for communication truncation dStarTSSLengthChange.

Table 362 — Test case for communication truncation dStarTSSLengthChange

Name	Communication truncation dStarTSSLengthChange
Test purpose	This test checks the FlexRay parameter <i>dStarTSSLengthChange</i> while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the truncation is measured twice for each transmitted data — 1st pass (receiving branch 4, node 12 as transmitter) according to 10.2.4.2 (41,8 μs, N12) — 2nd pass (receiving branch 2, node 23 as transmitter) according to 10.2.4.2 (41,8 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.2. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.2. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. e) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.

Name	Communication truncation <i>dStarTSSLengthChange</i>
Postamble	Standard postamble.
Pass criteria	— $0 \text{ ns} \leq dStarTSSLengthChange \leq -450 \text{ ns}$. — in case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 363 defines the test instances for communication truncation *dStarTSSLengthChange* test case defined in Table 362.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 363 — Test instances for communication truncation *dStarTSSLengthChange*

Instance		1	2	3	4
Purpose	Stress	none	ground shift at AS	ground shift at node	low battery
	Precondition	—	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	+5,0 V at N23	—
	Failure	—	—	—	—
Preamble		—	—	—	—
Test execution		—	—	—	—
Pass criteria		—	—	—	—

10.4.6 Mode.Active Star.Normal

10.4.6.1 Operation mode change to *AS_Normal* in case of power on of $V_{StarSupply}$

Table 364 defines the test case for operation mode change to *AS_Normal* in case of power on of $V_{StarSupply}$.

Table 364 — Test case for operation mode change to *AS_Normal* in case of power on of $V_{StarSupply}$

Name	Operation mode change to <i>AS_Normal</i> in case of power on of $V_{StarSupply}$
Test purpose	This test checks the ability of the IUT to change from <i>AS_Off</i> mode to <i>AS_Standby</i> to <i>AS_Normal</i> due to power on and autonomous power moding flag (APM flag) according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{CC} is implemented: external V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} is implemented: external V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Standard preamble. — Disable outputs of power supplies of IUT in active star from where the supply is derivated.
Test execution	a) Observe and acquire $uTxD$ at TP_N2_TxD of node 2. b) Observe and acquire $uTxEN$ at TP_N2_TxEN of node 2. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes except node 2. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes except node 2. e) In case of an available INH signal observe and acquire $uINH1$ at TP_AS_INH1 of the active star. f) Enable outputs of power supplies of IUT in active star from where the supply is derivated. g) Wait $100\ \mu s + 10\ ms$ for the active star to enter <i>AS_Normal</i>. h) Stimulate the bus driver of node 2 at TP_N2_TxD and TP_N2_TxEN by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — $uRxD$ of all observed nodes shall contain the 50/50 pattern transmitted by node 2, i.e. the active

Name	Operation mode change to <i>AS_Normal</i> in case of power on of VStarSupply
	star shall enter <i>AS_Normal</i> mode within 10 ms after power on and retransmit the test patterns of node 2. — In case of an available INH signal <i>u/NH1</i> shall be in logical HIGH state (<i>Not_Sleep</i>) after switching on the power supplies up to the end of the test execution.

Table 365 defines the test instances for operation mode change to *AS_Normal* in case of power on of VStarSupply test case defined in Table 364.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 365 — Test instances for operation mode change to *AS_Normal* in case of power on of VStarSupply

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

10.4.6.2 Operation mode change to *AS_Normal* in case of power on of $V_{\text{StarSupply}}$ (while undervoltage V_{IO})

Table 366 defines the test case for operation mode change to *AS_Normal* in case of power on of $V_{\text{StarSupply}}$ (while undervoltage V_{IO}).

Table 366 — Test case for operation mode change to *AS_Normal* in case of power on of $V_{\text{StarSupply}}$ (while undervoltage V_{IO})

Name	Operation mode change to <i>AS_Normal</i> in case of power on of $V_{\text{StarSupply}}$ (while undervoltage V_{IO})
Test purpose	This test checks the ability of the IUT to change from <i>AS_Off</i> mode to <i>AS_Standby</i> to <i>AS_Normal</i> due to power on and autonomous power moding flag (APM flag) according to ISO 17458-4 while undervoltage condition at V_{IO} is present. This test case is skipped if the Functional class “Active star – logic level adaptation” is not implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{CC} is implemented: external V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} is implemented: external V_{BAT} power supply of active star: default. — External V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Standard preamble. — Disable outputs of power supplies of IUT in active star from where the supply is derivated. — Set the external V_{IO} reference voltage of active star to $V_{\text{IOUndervoltage}}$. — Wait 1 000 ms for the active star to react on the undervoltage condition.
Test execution	a) Observe and acquire $u\text{TxD}$ at TP_N2_TxD of node 2. b) Observe and acquire $u\text{TxEN}$ at TP_N2_TxEN of node 2. c) Observe and acquire $u\text{Rx}\text{D}$ at $TP\_Nx\_Rx\text{D}$ of all nodes except node 2. d) In case of an available RxEN signal observe and acquire $u\text{Rx}\text{EN}$ at $TP\_Nx\_Rx\text{EN}$ of all nodes except node 2. e) In case of an available INH signal observe and acquire $u\text{INH1}$ at TP_AS_INH1 of the active star. f) Enable outputs of power supplies of IUT in active star from where the supply is derivated. g) Wait $100\ \mu\text{s} + 10\ \text{ms}$ for the active star to enter <i>AS_Normal</i>. h) Stimulate the bus driver of node 2 at TP_N2_TxD and TP_N2_TxEN by one TSS

Name	Operation mode change to <i>AS_Normal</i> in case of power on of VStarSupply (while undervoltage V_{IO})
	pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — $uRxD$ of all observed nodes shall contain the 50/50 pattern transmitted by node 2, i.e. the active star shall enter <i>AS_Normal</i> mode within 10 ms after power on and retransmit the test patterns of node 2. — In case of an available INH signal $uINH1$ shall be in logical HIGH state (<i>Not_Sleep</i>) after switching on the power supplies up to the end of the test execution.

Table 367 defines the test instances for operation mode change to *AS_Normal* in case of power on of VStarSupply (while undervoltage V_{IO}) test case defined in Table 366.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 367 — Test instances for operation mode change to *AS_Normal* in case of power on of VStarSupply (while undervoltage V_{IO})

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

10.4.6.3 Active star remains in *AS_Normal* in case of undervoltage V_{IO}

Table 368 defines the test case for active star remains in *AS_Normal* in case of undervoltage V_{IO} .

Table 368 — Test case for active star remains in *AS_Normal* in case of undervoltage V_{IO}

Name	Active star remains in <i>AS_Normal</i> in case of undervoltage V_{IO}
Test purpose	This test checks the ability of the active star to remain in <i>AS_Normal</i> in case of undervoltage at V_{IO} while no stress condition is present. This test case is skipped if the Functional class "Active star – logic level adaptation" is not implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — external V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N2_TxD of node 2. b) Observe and acquire $uTxEN$ at TP_N2_TxEN of node 2. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes except node 2. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes except node 2. e) In case of an available INH1 signal observe and acquire $uINH1$ at TP_AS_INH1 of the active star. f) Set the external V_{IO} reference voltage of active star to $V_{IOUndervoltage}$. g) Wait 1 000 ms for the active star to react on the undervoltage condition. h) Stimulate the bus driver of node 2 at TP_N2_TxD and TP_N2_TxEN by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence for longer than 1 100 ms. The bit duration in this test case shall be $gdBit=25\ \mu s$, because the memory depth of the logic analyzer is much too small to acquire more than one second with a 100 ns bit time.

Name	Active star remains in <i>AS_Normal</i> in case of undervoltage V_{IO}
	The gap between the messages shall be 9,25 ms. i) Trigger the logic analyzer to start the observation synchronously with the stimulation of node 2.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — $uRxD$ of all observed nodes shall contain the 50/50 pattern transmitted by node 2, i.e. the active star shall remain in <i>AS_Normal</i> mode during the test execution. — In case of an available INH1 signal $uINH1$ shall be in logical HIGH state (<i>Not Sleep</i>) after V_{IO} is switched to undervoltage up to the end of the test execution.

Table 369 defines the test instances for active star remains in *AS_Normal* in case of undervoltage V_{IO} test case defined in Table 368.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 369 — Test instances for active star remains in *AS_Normal* in case of undervoltage V_{IO}

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.6.4 Active star remains in AS_Normal while undervoltage at V_{BAT} (V_{CC} available)

Table 370 defines the test case for active star remains in AS_Normal while undervoltage at V_{BAT} (V_{CC} available).

Table 370 — Test case for active star remains in AS_Normal while undervoltage at V_{BAT} (V_{CC} available)

Name	Active star remains in AS_Normal while undervoltage at V_{BAT} (V_{CC} available)
Test purpose	This test checks the of the active star to remain in AS_Normal in case of undervoltage at V_{BAT} supply power if V_{CC} is still available according to ISO 17458-4 while no other stress condition is present and $V_{StarSupply}$ is constantly supplied within its normal operation range. This test case is skipped if — the Functional class “Active star – voltage regulator control” is not implemented — the Functional class “Active star – internal voltage regulator” is implemented and a V_{CC} supply input is not available.
Configuration	— Topology: as specified in previous configuration see 10.2. — External V_{BAT} power supply of the active star: default. — External V_{CC} power supply of the active star: +5,0 V. — In case that V_{IO} is implemented: External V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N2_TxD of node 2. b) Observe and acquire $uTxEN$ at TP_N2_TxEN of node 2. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 1, 2, 12 and 23. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 1, 2, 12 and 23. e) Set external V_{BAT} power supply of the active star to $V_{BATUndervoltage}$. f) Stimulate the bus driver of node 2 at TP_N2_TxD and TP_N2_TxEN by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence for at least 1 000 ms to verify that communication is not disturbed even after the maximal undervoltage detection timeout ($dStarUVV_{BAT}$). The bit duration in this test case shall be $gdBit=25\ \mu s$, because the memory depth of the logic analyzer is much too small to acquire 1 seconds with a 100 ns bit time. The gap between the messages shall be 9,25 ms.
Postamble	Standard postamble.
Pass criteria	This test case requires acquisition of at least 1 000 ms by the logic analyzer. A bit level resolution is not required. Adaptation of the thresholds for digital signals may be required.

Name	Active star remains in <i>AS_Normal</i> while undervoltage at V_{BAT} (V_{CC} available)
	$uRxD$ of all observed nodes shall contain all logical 50/50 pattern sequences transmitted by node 2, i.e. the active star shall stay in <i>AS_Normal</i> mode and shall retransmit all patterns received on branch 3.

Table 371 defines the test instances for active star remains in *AS_Normal* while undervoltage at V_{BAT} (V_{CC} available) test case defined in Table 370.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 371 — Test instances for active star remains in *AS_Normal* while undervoltage at V_{BAT} (V_{CC} available)

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

10.4.7 Mode.Active Star.Normal.GoToSleep

10.4.7.1 Operation mode change from AS_Normal to AS_Sleep after dStarGoToSleep

Table 372 defines the test case for operation mode change from AS_Normal to AS_Sleep after dStarGoToSleep.

Table 372 — Test case for operation mode change from AS_Normal to AS_Sleep after dStarGoToSleep

Name	Operation mode change from AS_Normal to AS_Sleep after dStarGoToSleep
Test purpose	This test checks the ability of the active star to go to AS_Sleep mode if all branches are in Branch_Idle for longer than dStarGoToSleep according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Standard preamble. — Interrupt BP and BM of the nodes 21..24 (branch 2) and 11..14 (branch 4).
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.6. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.6. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.6. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.6. e) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) Stimulate the bus driver of node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.

Name	Operation mode change from <i>AS_Normal</i> to <i>AS_Sleep</i> after <i>dStarGoToSleep</i>
	g) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N2_TxEN</i> of node 2. h) Trigger the logic analyzer to start the observation synchronously with the stimuli at <i>TP_N2_TxEN</i> of node 2. The bit duration in this test case shall be <i>gdBit</i>=25 µs, because the memory depth of the logic analyzer is much too small to acquire 10 seconds with a 100 ns bit time. i) Wait 6 400 ms for the AS to enter <i>AS_Sleep</i>.
Postamble	Standard postamble.
Pass criteria	The period to observe is very long in this test case. But a bit level resolution is not required. The Go-To-Sleep timeout <i>dStarGoToSleep</i> shall be measured with an error of less than 1 %. The bit rate shall be chosen in that way that the oscilloscope is able to detect the retransmission of the AS, e.g. 50 ms. — For at least the first 640 ms after the transmission of node 2, <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be between 1 800 mV and 3 200 mV (<i>Idle</i>). — Between 640 ms and 6 400 ms after the transmission of node 2, <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall change to <i>Idle_LP</i> state, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall change to a voltage level between -200 mV and +200 mV (<i>Idle_LP</i>). — In case of an available <i>INH1</i> signal <i>uINH1</i> shall be initially in logical HIGH state for at least 640 ms. Between 640 ms and 6 400 ms after the start of the observation, <i>uINH1</i> shall change to logical LOW state.

Table 373 defines the test instances for operation mode change from *AS_Normal* to *AS_Sleep* after *dStarGoToSleep* test case defined in Table 372.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 373 — Test instances for operation mode change from *AS_Normal* to *AS_Sleep* after *dStarGoToSleep*

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.8 Mode.Active Star.Normal.GoToSleep_Fail

10.4.8.1 Operation mode change to AS_Sleep after dStarGoToSleep (FailSilent)

Table 374 defines the test case for operation mode change to AS_Sleep after dStarGoToSleep (FailSilent).

Table 374 — Test case for operation mode change to AS_Sleep after dStarGoToSleep (FailSilent)

Name	Operation mode change to AS_Sleep after dStarGoToSleep (FailSilent)
Test purpose	This test checks the ability of the active star to go to AS_Sleep mode if one branch is in <i>Branch_FailSilent</i> and all other branches are in <i>Branch_Idle</i> for longer than <i>dStarGoToSleep</i> according to ISO 17458-4 while no stress condition is present. This test case is skipped if the Functional class “Active star – communication controller interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star depends on implementation. — Ground shift: 0 V. — Failure: babbling idiot. — Communication: none.
Preamble (setup state)	— Standard preamble. — Interrupt BP and BM of the nodes 21..24 (branch 2), node 1 (branch 1) and node 2 (branch 3).
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.6. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.6. c) Observe and acquire <i>uBus</i> at <i>TPAS4_B4</i> of the receiving branch 4 according to the observation window described in 10.2.4.6. d) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. e) Stimulate the bus drivers of nodes 12, 13 and 14 at <i>TP_Nx_TxEN</i> by one babbling idiot pattern as defined in 10.2.3.1. Repeat this pattern for at least 6 400 ms+ 2 600 µs. f) Trigger the scope to start the observation synchronously with the beginning of the

Name	Operation mode change to AS_Sleep after dStarGoToSleep (FailSilent)
	babbling idiot stimuli. g) Trigger the logic analyzer to start the observation synchronously with the beginning of the babbling idiot stimuli.
Postamble	Standard postamble.
Pass criteria	The period to observe is very long in this test case. But a bit level resolution is not required. The Go-To-Sleep timeout <i>dStarGoToSleep</i> shall be measured with an error of less than 1 %. <i>uBP</i> and <i>uBM</i> of branch 2 indicate <i>Data_0</i> state initially, i.e. the active star retransmits the babbling idiot pattern before branch 4 enters <i>Branch_FailSilent</i>. Then, branch 2 enters <i>Idle</i> state. - Between 640 ms and 6 400 ms after branch 2 has entered <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 are between 1 800 mV and 3 200 mV (<i>Idle</i>), <i>uBP</i> and <i>uBM</i> of branch 2 shall change to <i>Idle_LP</i> state, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 shall change to a voltage level between -200 mV and +200 mV (<i>Idle_LP</i>). - In case of an available INH1 signal <i>uINH1</i> shall be initially in logical HIGH state for at least 640 ms + 650 μs. Between 640 ms + 650 μs and 6 400 ms + 2 600 μs after the start of the observation, <i>uINH1</i> shall change to logical LOW state.

Table 375 defines the test instances for operation mode change to AS_Sleep after dStarGoToSleep (FailSilent) test case defined in Table 374.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 375 — Test instances for operation mode change to AS_Sleep after dStarGoToSleep (FailSilent)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC implemented or AS_IVR
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9 Mode.Active Star.Low Power.Sleep.Wakeup

10.4.9.1 Operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern

Table 376 defines the test case for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern.

Table 376 — Test case for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern

Name	Operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern
Test purpose	This test checks the ability of the active star to wake up after a wakeup reaction time of <i>dStarWakeupReactionTime</i> due to remote wakeup as specified in 9.1.3.1 and to change the operation mode from AS_Sleep via AS_Standby to AS_Normal according to ISO 17458-4 while no stress condition is present. This test case is skipped if the Functional class “Active star – communication controller interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.4. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to remote wakeup pattern
	the observation window described in 10.2.4.4. e) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) Stimulate the bus driver of node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one wakeup pattern as described in 9.1.3.1. g) After 4 µs from the end of the second <i>Data_0</i> phase in the wakeup pattern wait 70 µs for the active star to enter <i>AS_Normal</i> via <i>AS_Standby</i>. h) Trigger the scope to start the observation 1 µs after the end of the second <i>Data_0</i> phase in the wakeup pattern. i) Trigger the logic analyzer to start the observation synchronously with the stimulation at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	The wakeup reaction time <i>dStarWakeupReactionTime</i> shall be measured with an error of less than 1 %. The verification of <i>uBP</i> and <i>uBM</i> shall be performed only in branches connected to the same active star device that receives the remote wakeup. — <i>uBP</i> and <i>uBM</i> of the observed branches that are connected to the same active star device that receives the remote wakeup shall indicate <i>Idle_LP</i> initially, i.e. <i>uBP</i> and <i>uBM</i> shall be between -200 mV and +200 mV (<i>Idle_LP</i>). After the detection of the remote wakeup event, <i>uBP</i> and <i>uBM</i> shall change to <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> shall change to a voltage level between 1 800 mV and 3 200 mV (<i>Idle</i>) within 104 µs after the beginning of the wakeup pattern. — In case of an available INH1 signal <i>uINH1</i> shall be in logical LOW state initially. <i>uINH1</i> shall change to logical HIGH state between 31 µs after the beginning of the wakeup pattern and 104 µs after the beginning of the wakeup pattern.

Table 377 defines the test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern test case defined in Table 376.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 377 — Test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.2 Operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* (retransmission of wakeup symbols)

Table 378 defines the test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* (retransmission of wakeup symbols).

Table 378 — Test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* (retransmission of wakeup symbols)

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> (retransmission of wakeup symbols)
Test purpose	This test checks the ability of the active star to retransmit a sufficient number of received wakeup symbols during the operation mode transition from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	Sleep preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N1_TxD of node 1. b) Observe and acquire $uTxEN$ at TP_N1_TxEN of node 1. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes except node 1. d) In case of an available $INH1$ signal observe and acquire $uINH1$ at TP_AS_INH1 of the active star. e) Stimulate the bus driver of node 1 at TP_N1_TxD and TP_N1_TxEN by 12 wakeup patterns as described in 9.1.3.1, i.e. a sequence of 24 wakeup symbols.
Postamble	Standard postamble.
Pass criteria	The verification of $uRxD$ at TP_Nx_RxD shall be performed only in branches connected to the same active star device that receives the remote wakeup. — $uRxD$ of all observed nodes shall contain at least 19 wakeup symbols, i.e. the active star shall

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> (retransmission of wakeup symbols)
	enter <i>AS_Normal</i> latest 104 μs after the beginning of the first wakeup pattern and shall retransmit the 19 wakeup symbols transmitted by node 1. — In case of an available INH1 signal <i>uINH1</i> shall be in logical LOW state initially. Then, <i>uINH1</i> shall change to logical HIGH state within 104 μs after the beginning of the first wakeup pattern.

Table 379 defines the test instances for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* (retransmission of wakeup symbols) test case defined in Table 378.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 379 — Test instances for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* (retransmission of wakeup symbols)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.3 Ignore non suitable wakeup patterns (remain in *AS_Sleep*)

Table 380 defines the test case for ignore non suitable wakeup patterns (remain in *AS_Sleep*).

Table 380 — Test case for ignore non suitable wakeup patterns (remain in *AS_Sleep*)

Name	Ignore non suitable wakeup patterns (remain in <i>AS_Sleep</i>)
Test purpose	This test checks the ability of the IUT to ignore non suitable remote wakeup patterns with shortened idle phase and to remain in <i>AS_Sleep</i> mode according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire $uTxD$ at TP_N1_TxD of node 1. b) Observe and acquire $uTxEN$ at TP_N1_TxEN of node 1. c) Observe and acquire uBP at $TPAS1\_B2\_BP$ of the transmitting branch 2 according to the observation window described in 10.2.4.4. d) Observe and acquire uBM at $TPAS1\_B2\_BM$ of the transmitting branch 2 according to the observation window described in 10.2.4.4. e) Observe and acquire uBP at $TPAS1\_B4\_BP$ of the transmitting branch 4 according to the observation window described in 10.2.4.4. f) Observe and acquire uBM at $TPAS1\_B4\_BM$ of the transmitting branch 4 according to the observation window described in 10.2.4.4. g) In case of an available INH1 signal observe and acquire $uINH1$ at TP_AS_INH1 of the

Name	Ignore non suitable wakeup patterns (remain in AS_Sleep)
	AS. h) Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one non wakeup short idle phase pattern as specified in 9.1.3.8. i) Trigger the scope to start the observation synchronously with the first stimuli at <i>TP_N1_TxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	— <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> during the test execution, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be between -200 mV and +200 mV (<i>Idle_LP</i>). — In case of an available INH1 signal <i>uINH1</i> of the AS shall be in logical LOW state (<i>Sleep</i>) during the test execution, i.e. the AS shall remain in <i>AS_Sleep</i>.

Table 381 defines the test instances for ignore non suitable wakeup patterns (remain in AS_Sleep) test case defined in Table 380.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 381 — Test instances for ignore non suitable wakeup patterns (remain in AS_Sleep)

Instance		1	2	3
Purpose	Stress	—	—	—
	Precondition	—	—	—
Configuration	Power supply	—	—	—
	Ground shift	—	—	—
	Failure	—	—	—
Preamble		—	—	—
Test execution	...	...	...	...
	Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one non wakeup short idle phase pattern as specified in 9.1.3.8.	Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one non wakeup short low phase pattern as specified in 9.1.3.9.	Stimulate the IUT in node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one non wakeup prolonged pattern as specified in 9.1.3.10.	
	...	...	...	
Pass criteria		—	—	—

10.4.9.4 Operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to alternative remote wakeup

Table 382 defines the test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to alternative remote wakeup.

Table 382 — Test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to alternative remote wakeup

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to alternative remote wakeup
Test purpose	This test checks the ability of the active star to wakeup after a wakeup reaction time of <i>dStarWakeupReactionTime</i> due to alternative remote wakeup as specified in 9.1.3.11 and to change the operation mode from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> according to ISO 17458-4 while no stress condition is present. This test case is skipped if the Functional class “Active star – communication controller interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: V_{BAT} power supply of active star: default. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.4. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.4. e) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to alternative remote wakeup
	active star. f) Stimulate the bus driver of node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one alternative wakeup pattern as described in 9.1.3.11. g) After 4 μs from the end of the second <i>Data_0</i> phase in the wakeup pattern wait 70 μs for the active star to enter <i>AS_Normal</i> via <i>AS_Standby</i>. h) Trigger the scope to start the observation 1 μs after the end of the second <i>Data_0</i> phase in the wakeup pattern. i) Trigger the logic analyzer to start the observation synchronously with the stimulation at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	The wakeup reaction time <i>dStarWakeupReactionTime</i> shall be measured with an error of less than 1 %. The verification of <i>uBP</i> and <i>uBM</i> shall be performed only in branches connected to the same active star device that receives the remote wakeup. — <i>uBP</i> and <i>uBM</i> of the observed branches that are connected to the same active star device that receives the remote wakeup shall indicate <i>Idle_LP</i> initially, i.e. <i>uBP</i> and <i>uBM</i> shall be between -200 mV and +200 mV (<i>Idle_LP</i>). After the detection of the remote wakeup event, <i>uBP</i> and <i>uBM</i> shall change to <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> shall change to a voltage level between 1 800 mV and 3 200 mV (<i>Idle</i>) within 104 μs after the beginning of the wakeup pattern. — In case of an available <i>INH1</i> signal <i>uINH1</i> shall be in logical LOW state initially. <i>uINH1</i> shall change to logical HIGH state between 31 μs after the beginning of the wakeup pattern and 104 μs after the beginning of the wakeup pattern.

Table 383 defines the test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to alternative remote wakeup test case defined in Table 382.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 383 — Test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to alternative remote wakeup

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.5 Operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to LWU (negative pulse)

Table 384 defines the test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to LWU (negative pulse).

Table 384 — Test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to LWU (negative pulse)

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to LWU (negative pulse)
Test purpose	This test checks the ability of the active star to wake up after a wakeup reaction time of <i>dStarWakeupReaction_{local}</i> due to a negative local wakeup pulse and to change the operation mode from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the active star – wake interface is not implemented — neither the Functional class “Active star – voltage regulator control” nor the Functional class “Active star – internal voltage regulator” is implemented — the Functional class “Active star – communication controller interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.10. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.10. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.10. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to LWU (negative pulse)
	the observation window described in 10.2.4.10. e) Observe and acquire <i>uWAKE</i> at <i>TP_AS_WAKE</i> of the active star. f) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. g) Apply a negative wakeup pulse of 500 μs to the active star at <i>TP_AS_WAKE</i> according to <i>dStarWakePulseFilter</i> in ISO 17458-4. h) Wait 100 μs. i) Trigger the scope to start the observation 1 μs after the falling edge of <i>uWAKE</i> at <i>TP_AS_WAKE</i> of the active star. j) Trigger the logic analyzer to start the observation synchronously with the falling edge of <i>uWAKE</i> at <i>TP_AS_WAKE</i> of the active star.
Postamble	Standard postamble.
Pass criteria	The period to observe is very long in this test case. But a bit level resolution is not required. — <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> initially, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be between -200 mV and +200 mV (<i>Idle_LP</i>). After the detection of the remote wakeup event, <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall change to <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall change to a voltage level between 1 800 mV and 3 200 mV (<i>Idle</i>) within 100 μs + 500 μs after the occurrence of the local wakeup event. — In case of an available <i>INH1</i> signal <i>uINH1</i> shall be in logical LOW state initially. <i>uINH1</i> shall change to logical HIGH state between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event.

Table 385 defines the test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to LWU (negative pulse) test case defined in Table 384.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 385 — Test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to LWU (negative pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.6 Operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to LWU (positive pulse)

Table 386 defines the test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to LWU (positive pulse).

Table 386 — Test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to LWU (positive pulse)

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to LWU (positive pulse)
Test purpose	This test checks the ability of the active star to wakeup after a wakeup reaction time of $dStarWakeupReaction_{local}$ due to a positive local wakeup pulse and to change the operation mode from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> according to ISO 17458-4 while no stress condition is present. This test case is skipped if — neither the Functional class “Active star – voltage regulator control” nor the Functional class “Active star – internal voltage regulator” is implemented. — the active star – wake interface is not implemented — a positive local wakeup pulse is not supported by the IUT — the Functional class “Active star – communication controller interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: none.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire uBP at $TPAS1\_B2\_BP$ of the transmitting branch 2 according to the observation window described in 10.2.4.10. b) Observe and acquire uBM at $TPAS1\_B2\_BM$ of the transmitting branch 2 according to the observation window described in 10.2.4.10.

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to LWU (positive pulse)
	c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.10. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.10. e) Observe and acquire <i>uWAKE</i> at <i>TP_AS_WAKE</i> of the active star. f) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. g) Apply a positive wakeup pulse of 500 μs to the active star at <i>TP_AS_WAKE</i> according to <i>dStarWakePulseFilter</i> in ISO 17458-4. h) Wait 100 μs. i) Trigger the scope to start the observation 1 μs after the rising edge of <i>uWAKE</i> at <i>TP_AS_WAKE</i> of the active star. j) Trigger the logic analyzer to start the observation synchronously with the rising edge of <i>uWAKE</i> at <i>TP_AS_WAKE</i> of the active star.
Postamble	Standard postamble.
Pass criteria	The period to observe is very long in this test case. But a bit level resolution is not required. — <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> initially, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be between -200 mV and +200 mV (<i>Idle_LP</i>). After the detection of the remote wakeup event, <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall change to <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall change to a voltage level between 1 800 mV and 3 200 mV (<i>Idle</i>) within 100 μs + 500 μs after the occurrence of the local wakeup event — In case of an available <i>INH1</i> signal <i>uINH1</i> shall be in logical LOW state initially. <i>uINH1</i> shall change to logical HIGH state between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event.

Table 387 defines the test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to LWU (positive pulse) test case defined in Table 386.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 387 — Test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to LWU (positive pulse)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.7 Operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to wakeup frame

Table 388 defines the test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to wakeup frame.

Table 388 — Test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to wakeup frame

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to wakeup frame
Test purpose	This test checks the ability of the active star to wake up after a wakeup reaction time of <i>dStarWakeupReactionTime</i> due to a wakeup frame payload as specified in 9.1.3.12 and to change the operation mode from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> according to ISO 17458-4 while no stress condition is present. This test case is skipped if the Functional class “Active star – communication controller interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.5. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.5. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.5. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.5. e) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star.

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to wakeup frame
	f) Stimulate the bus driver of node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one wakeup frame containing the payload as specified in 9.1.3.12. g) After the end of the wakeup frame wait at least 70 μs for the active star to enter <i>AS_Normal</i> via <i>AS_Standby</i>. h) Trigger the scope to start the observation 70 μs after the end of the wakeup frame; i.e. after the positive edge on <i>TP_N1_TxEN</i>. i) Trigger the logic analyzer to start the observation synchronously with the stimulation at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	The verification of <i>uBP</i> and <i>uBM</i> shall be performed only in branches connected to the same active star device that receives the remote wakeup. — <i>uBP</i> and <i>uBM</i> of the observed branches that are connected to the same active star device that receives the remote wakeup shall indicate Idle, i.e. <i>uBP</i> and <i>uBM</i> of the observed branches shall be between 1800 mV and 3200 mV. — In case of an available INH1 signal <i>uINH1</i> shall be in logical LOW state (Sleep) before the negative edge on <i>TP_N1_TxEN</i>; i.e. the active star shall be in <i>AS_Sleep</i> mode initially. Then, latest 70 μs after the positive edge on <i>TP_N1_TxEN</i>, <i>uINH1</i> shall be in logical HIGH state (<i>Not_Sleep</i>).

Table 389 defines the test instances for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to wakeup frame test case defined in Table 388.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 389 — Test instances for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to wakeup frame

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.8 Detection of LWU (negative pulse) while undervoltage of V_{CC} and V_{IO} , $V_{BAT} = +7,0$ V

Table 390 defines the test case for detection of LWU (negative pulse) while undervoltage of V_{CC} and V_{IO} , $V_{BAT} = +7,0$ V.

Table 390 — Test case for detection of LWU (negative pulse) while undervoltage of V_{CC} and V_{IO} , $V_{BAT} = +7,0$ V

Name	Detection of LWU (negative pulse) while undervoltage of V_{CC} and V_{IO} , $V_{BAT} = +7,0$ V
Test purpose	This test checks the ability of the active star to detect a local wakeup event in case of undervoltage of V_{IO} and the V_{CC} power supply if V_{BAT} power supply is available and set to low battery voltage according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the Functional class “Active star – voltage regulator control” is not implemented — the Functional class “Active star – internal voltage regulator” is implemented — the active star – wake interface is not implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — V_{BAT} power supply of active star: +7,0 V. — External V_{CC} power supply of active star: +5,0 V. — External V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches. — Set the external V_{CC} supply of the active star to VCCUndervoltage. — Set the external V_{IO} reference voltage of the active star to VIOUndervoltage. — Wait 1 000 ms ($dStarUVV_{CC}$) to let the active star detect the undervoltage condition.
Test execution	a) Observe and acquire uBP at $TPAS1\_B2\_BP$ of the transmitting branch 2 according to the observation window described in 10.2.4.10. b) Observe and acquire uBM at $TPAS1\_B2\_BM$ of the transmitting branch 2 according to the observation window described in 10.2.4.10. c) Observe and acquire uBP at $TPAS1\_B4\_BP$ of the transmitting branch 4 according to the observation window described in 10.2.4.10. d) Observe and acquire uBM at $TPAS1\_B4\_BM$ of the transmitting branch 4 according to the observation window described in 10.2.4.10.

Name	Detection of LWU (negative pulse) while undervoltage of V_{CC} and V_{IO} , $V_{BAT} = +7,0$ V
	e) Observe and acquire $uINH1$ at TP_AS_INH1 of the active star. f) Apply a negative wakeup pulse of 500 μs to the active star at TP_AS_WAKE according to $dStarWakePulseFilter$ in ISO 17458-4. g) Trigger the scope to start the observation 1 μs after the falling edge of $uWAKE$ at TP_AS_WAKE of the active star. h) Trigger the logic analyzer to start the observation synchronously with the falling edge of $uWAKE$ at TP_AS_WAKE of the active star. i) Wait 100 μs.
Postamble	Standard postamble.
Pass criteria	The period to observe is very long in this test case. But a bit level resolution is not required. The wakeup reaction time $dStarWakeupReaction_{local}$ shall be measured with an error of less than 1 %. Adaptation of the thresholds for digital signals may be required. uBP and uBM of branch 2 and 4 shall indicate $Idle\_LP$ initially, i.e. uBP and uBM of branch 2 and 4 shall be between -200 mV and +200 mV ($Idle\_LP$). After the detection of the remote wakeup event, uBP and uBM of branch 2 and 4 shall change to $Idle$ state, i.e. uBP and uBM of branch 2 and 4 shall change to a voltage level between 1 800 mV and 3 200 mV ($Idle$) within 100 μs + 500 μs after the occurrence of the local wakeup event $uINH1$ shall be in logical LOW state initially. $uINH1$ shall change to logical HIGH state between 1 μs after the occurrence of the local wakeup event and 100 μs + 500 μs after the occurrence of the local wakeup event.

Table 391 defines the test instances for detection of LWU (negative pulse) while undervoltage of V_{CC} and V_{IO} , $V_{BAT} = +7.0$ V test case defined in Table 390.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 391 — Test instances for detection of LWU (negative pulse) while undervoltage of V_{CC} and V_{IO} , $V_{BAT} = +7.0$ V

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

10.4.9.9 Insufficient wakeup pulse (negative pulse, remain in AS_Sleep)

Table 392 defines the test case for insufficient wakeup pulse (negative pulse, remain in AS_Sleep).

Table 392 — Test case for insufficient wakeup pulse (negative pulse, remain in AS_Sleep)

Name	Insufficient wakeup pulse (negative pulse, remain in AS_Sleep)
Test purpose	This test checks the ability of the IUT to ignore spikes on the WAKE pin and to stay in AS_Sleep mode according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the active star – wake interface is not implemented — neither the Functional class “Active star – voltage regulator control” nor the Functional class “Active star – internal voltage regulator” is implemented
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire uBP at $TPAS1\_B2\_BP$ of the transmitting branch 2 according to the observation window described in 10.2.4.10. b) Observe and acquire uBM at $TPAS1\_B2\_BM$ of the transmitting branch 2 according to the observation window described in 10.2.4.10. c) Observe and acquire uBP at $TPAS1\_B4\_BP$ of the transmitting branch 4 according to the observation window described in 10.2.4.10. d) Observe and acquire uBM at $TPAS1\_B4\_BM$ of the transmitting branch 4 according to the observation window described in 10.2.4.10. e) In case of an available INH1 signal observe and acquire $uINH1$ at TP_AS_INH1 of the AS. f) Apply a negative wakeup pulse of 1 μs to the active star at TP_AS_WAKE according to

Name	Insufficient wakeup pulse (negative pulse, remain in AS_Sleep)
	<i>dStarWakePulseFilter</i> in ISO 17458-4. g) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_AS_WAKE</i> of node the active star. h) Wait 100 μs.
Postamble	Standard postamble.
Pass criteria	— <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> during the test execution, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be between -200 mV and +200 mV (<i>Idle_LP</i>). — In case of an available INH1 signal <i>uINH1</i> of the AS shall be in logical LOW state (<i>Sleep</i>) during the test execution, i.e. the AS shall remain in <i>AS_Sleep</i>.

Table 393 defines the test instances for insufficient wakeup pulse (negative pulse, remain in AS_Sleep) test case defined in Table 392.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 393 — Test instances for insufficient wakeup pulse (negative pulse, remain in AS_Sleep)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	$V_{BAT} = 7,0 \text{ V}$ (if V_{CC} impl.) $V_{BAT} = 5,5 \text{ V}$ (if V_{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.10 Insufficient wakeup pulse (positive pulse, remain in *AS_Sleep*)

Table 394 defines the test case for insufficient wakeup pulse (positive pulse, remain in *AS_Sleep*).

Table 394 — Test case for insufficient wakeup pulse (positive pulse, remain in *AS_Sleep*)

Name	Insufficient wakeup pulse (positive pulse, remain in <i>AS_Sleep</i>)
Test purpose	This test checks the ability of the IUT to ignore spikes on the WAKE pin and to stay in <i>AS_Sleep</i> mode according to ISO 17458-4 while no stress condition is present. This test case is skipped if — the active star – wake interface is not implemented — neither the Functional class “Active star – voltage regulator control” nor the Functional class “Active star – internal voltage regulator” is implemented — a positive local wakeup pulse is not supported by the IUT
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire uBP at $TPAS1\_B2\_BP$ of the transmitting branch 2 according to the observation window described in 10.2.4.10. b) Observe and acquire uBM at $TPAS1\_B2\_BM$ of the transmitting branch 2 according to the observation window described in 10.2.4.10. c) Observe and acquire uBP at $TPAS1\_B4\_BP$ of the transmitting branch 4 according to the observation window described in 10.2.4.10. d) Observe and acquire uBM at $TPAS1\_B4\_BM$ of the transmitting branch 4 according to the observation window described in 10.2.4.10. e) In case of an available INH1 signal observe and acquire $uINH1$ at TP_AS_INH1 of the AS.

Name	Insufficient wakeup pulse (positive pulse, remain in AS_Sleep)
	f) Apply a positive wakeup pulse of 1 μs to the active star at <i>TP_AS_WAKE</i> according to <i>dStarWakePulseFilter</i> in ISO 17458-4. g) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_AS_WAKE</i> of node the active star. h) Wait 100 μs.
Postamble	Standard postamble.
Pass criteria	— <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> during the test execution, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be between -200 mV and +200 mV (<i>Idle_LP</i>). — In case of an available INH1 signal <i>uINH1</i> of the AS shall be in logical LOW state (<i>Sleep</i>) during the test execution, i.e. the AS shall remain in <i>AS_Sleep</i>.

Table 395 defines the test instances for insufficient wakeup pulse (positive pulse, remain in AS_Sleep) test case defined in Table 394.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 395 — Test instances for insufficient wakeup pulse (positive pulse, remain in AS_Sleep)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.11 Operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to shorted wakeup pattern

Table 396 defines the test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to shorted wakeup pattern.

Table 396 — Test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to shorted wakeup pattern

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to shorted wakeup pattern
Test purpose	This test checks the ability of the active star to wake up after a wakeup reaction time of <i>dStarWakeupReactionTime</i> due to a shorted remote wakeup as specified in 9.1.3.13 and to change the operation mode from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> according to ISO 17458-4 while no stress condition is present. This test case is skipped if the Functional class “Active star – communication controller interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.4. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.4. e) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to shorted wakeup pattern
	active star. f) Stimulate the bus driver of node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one shorted wakeup pattern as specified in 9.1.3.13. g) After 4 μs from the end of the second <i>Data_0</i> phase in the wakeup pattern wait 70 μs for the active star to enter <i>AS_Normal</i> via <i>AS_Standby</i>. h) Trigger the scope to start the observation 1 μs after the end of the second <i>Data_0</i> phase in the wakeup pattern. i) Trigger the logic analyzer to start the observation synchronously with the stimulation at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	The wakeup reaction time <i>dStarWakeupReactionTime</i> shall be measured with an error of less than 1 %. The verification of <i>uBP</i> and <i>uBM</i> shall be performed only in branches connected to the same active star device that receives the remote wakeup. — <i>uBP</i> and <i>uBM</i> of the observed branches that are connected to the same active star device that receives the remote wakeup shall indicate <i>Idle_LP</i> initially, i.e. <i>uBP</i> and <i>uBM</i> shall be between -200 mV and +200 mV (<i>Idle_LP</i>). After the detection of the remote wakeup event, <i>uBP</i> and <i>uBM</i> shall change to <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> shall change to a voltage level between 1 800 mV and 3 200 mV (<i>Idle</i>) within 86,3 μs after the beginning of the wakeup pattern. — In case of an available <i>INH1</i> signal <i>uINH1</i> shall be in logical LOW state initially. <i>uINH1</i> shall change to logical HIGH state between 13,3 μs after the beginning of the wakeup pattern and 86,3 μs after the beginning of the wakeup pattern.

Table 397 defines the test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to shorted wakeup pattern test case defined in Table 396.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 397 — Test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to shorted wakeup pattern

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.12 Operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (V_{CC} interrupted)

Table 398 defines the test case for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (V_{CC} interrupted).

Table 398 — Test case for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (V_{CC} interrupted)

Name	Operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (V_{CC} interrupted)
Test purpose	This test checks the ability of the active star to wake up after a wakeup reaction time of <i>dStarWakeupReactionTime</i> due to remote wakeup as specified in 9.1.3.1 and to change the operation mode from AS_Sleep via AS_Standby to AS_Normal according to ISO 17458-4 while V_{BAT} is available and V_{CC} is interrupted, i.e. unsupplied. This test case is skipped if the Functional class “Active star – voltage regulator control” is not implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — V_{BAT} power supply of active star: default. — External V_{CC} power supply of active star: +5,0 V. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: loss of V_{CC} according to FL2 in 7.6. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches. — Interrupt supply wire V_{CC} of the active star according to 7.6. — Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.4. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.4. e) Observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) Stimulate the bus driver of node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one wakeup

Name	Operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (V_{CC} interrupted)
	pattern as described in 9.1.3.1. g) After 4 μs from the end of the second <i>Data_0</i> phase in the wakeup pattern wait 70 μs for the active star to enter <i>AS_Normal</i> via <i>AS_Standby</i>. h) Trigger the scope to start the observation 1 μs after the end of the second <i>Data_0</i> phase in the wakeup pattern. i) Trigger the logic analyzer to start the observation synchronously with the stimulation at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	The wakeup reaction time <i>dStarWakeupReactionTime</i> shall be measured with an error of less than 1 %. Adaptation of the thresholds for digital signals may be required. The verification of <i>uBP</i> and <i>uBM</i> shall be performed only in branches connected to the same active star device that receives the remote wakeup. — <i>uBP</i> and <i>uBM</i> of the observed branches that are connected to the same active star device that receives the remote wakeup shall indicate <i>Idle_LP</i> initially, i.e. <i>uBP</i> and <i>uBM</i> shall be between -200 mV and +200 mV (<i>Idle_LP</i>). After the detection of the remote wakeup event, <i>uBP</i> and <i>uBM</i> shall change to <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> shall change to a voltage level between 1 800 mV and 3 200 mV (<i>Idle</i>) within 104 μs after the beginning of the wakeup pattern. — In case of an available <i>INH1</i> signal <i>uINH1</i> shall be in logical LOW state initially. <i>uINH1</i> shall change to logical HIGH state between 31 μs after the beginning of the wakeup pattern and 104 μs after the beginning of the wakeup pattern.

Table 399 defines the test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (V_{CC} interrupted) test case defined in Table 398.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 399 — Test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (V_{CC} interrupted)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.13 Operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (Undervoltage at V_{CC})

Table 400 defines the test case for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (Undervoltage at V_{CC}).

Table 400 — Test case for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (Undervoltage at V_{CC})

Name	Operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (Undervoltage at V_{CC})
Test purpose	This test checks the ability of the active star to wake up after a wakeup reaction time of <i>dStarWakeupReactionTime</i> and to change the operation mode from AS_Sleep via AS_Standby to AS_Normal according to ISO 17458-4 while no stress condition is present. This test case is skipped if the Functional class “Active star – voltage regulator control” is not implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — V_{BAT} power supply of active star: default. — External V_{CC} power supply of active star: +5,0 V. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Set the external V_{CC} power supply of the active star to $V_{CCUndervoltage}$. — Wait 1 000 ms. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.4. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.4. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.4. e) Observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) Stimulate the bus driver of node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one wakeup

Name	Operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (Undervoltage at V_{CC})
	pattern as described in 9.1.3.1. g) After 4 μs from the end of the second <i>Data_0</i> phase in the wakeup pattern wait 70 μs for the active star to enter <i>AS_Normal</i> via <i>AS_Standby</i>. h) Trigger the scope to start the observation 1 μs after the end of the second <i>Data_0</i> phase in the wakeup pattern. i) Trigger the logic analyzer to start the observation synchronously with the stimulation at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	The wakeup reaction time <i>dStarWakeupReactionTime</i> shall be measured with an error of less than 1 %. Adaptation of the thresholds for digital signals may be required. The verification of <i>uBP</i> and <i>uBM</i> shall be performed only in branches connected to the same active star device that receives the remote wakeup. — <i>uBP</i> and <i>uBM</i> of the observed branches that are connected to the same active star device that receives the remote wakeup shall indicate <i>Idle_LP</i> initially, i.e. <i>uBP</i> and <i>uBM</i> shall be between -200 mV and +200 mV (<i>Idle_LP</i>). After the detection of the remote wakeup event, <i>uBP</i> and <i>uBM</i> shall change to <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> shall change to a voltage level between 1 800 mV and 3 200 mV (<i>Idle</i>) within 104 μs after the beginning of the wakeup pattern. — In case of an available <i>INH1</i> signal <i>uINH1</i> shall be in logical LOW state initially. <i>uINH1</i> shall change to logical HIGH state between 31 μs after the beginning of the wakeup pattern and 104 μs after the beginning of the wakeup pattern.

Table 401 defines the test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (Undervoltage at V_{CC}) test case defined in Table 400.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 401 — Test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (Undervoltage at V_{CC})

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.9.14 Operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to remote wakeup pattern (retransmission of wakeup symbols while V_{CC} interrupted)

Table 402 defines the test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to remote wakeup pattern (retransmission of wakeup symbols while V_{CC} interrupted).

Table 402 — Test case for operation mode change from *AS_Sleep* via *AS_Standby* to *AS_Normal* due to remote wakeup pattern (retransmission of wakeup symbols while V_{CC} interrupted)

Name	Operation mode change from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> due to remote wakeup pattern (retransmission of wakeup symbols while V_{CC} interrupted)
Test purpose	This test checks the ability of the active star to wake up after a wakeup reaction time of <i>dStarWakeupReactionTime</i> due to remote wakeup as specified in 9.1.3.1, i.e. to change the operation mode from <i>AS_Sleep</i> via <i>AS_Standby</i> to <i>AS_Normal</i> and retransmit the remaining wakeup symbols according to ISO 17458-4 while V_{BAT} is available and V_{CC} is interrupted, i.e. unsupplied. This test case is skipped if the Functional class “Active star – voltage regulator control” is not implemented. The used conformance test setup might be modified in this test case in comparison to the standard setup, because an optional external capacitor shall guarantee the retransmission of at least one wakeup documents.
Configuration	— Topology: as specified in previous configuration see 10.2. — V_{BAT} power supply of active star: default. — External V_{CC} power supply of active star: +5,0 V. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: loss of V_{CC} according to FL2 in 7.6. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Stimulate all nodes except node 1 via the host interface to enter <i>BD_Standby</i>. — Interrupt supply wire V_{CC} of the active star according to 7.6. — Wait 1 000 ms.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N1_TxD</i> of node 1. b) Observe and acquire <i>uTxEN</i> at <i>TP_N1_TxEN</i> of node 1. c) Observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes except node 1. e) Observe and acquire the error signal of the host interface (<i>TP_Nx_ERRN</i> or <i>TP_Nx_INTN</i>) of all nodes except node 1.

Name	Operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (retransmission of wakeup symbols while V_{CC} interrupted)
	f) Stimulate the bus driver of node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by seven wakeup patterns as described in 9.1.3.1. g) Trigger the logic analyzer to start the observation synchronously with the stimulation at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	The wakeup reaction time <i>dStarWakeupReactionTime</i> shall be measured with an error of less than 1 %. Adaptation of the thresholds for digital signals may be required. — <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star shall be in logical LOW state initially. Then, <i>uINH1</i> shall change to logical HIGH state between 31 µs and 104 µs after the beginning of the wakeup pattern, i.e. the AS has entered <i>AS_Normal</i>. — <i>uRxD</i> of all observed nodes shall be in logical HIGH state initially. After the wakeup event is detected, <i>uRxD</i> of all observed nodes shall change to logical LOW state. — The error signal of all observed nodes shall be in logical HIGH state initially. After the wakeup event is detected, <i>uINTN</i> or <i>uERRN</i> of all observed nodes shall change to logical LOW state.

Table 403 defines the test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (retransmission of wakeup symbols while V_{CC} interrupted) test case defined in Table 402.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 403 — Test instances for operation mode change from AS_Sleep via AS_Standby to AS_Normal due to remote wakeup pattern (retransmission of wakeup symbols while V_{CC} interrupted)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	—
Configuration	Power supply	—	—	V _{BAT} = 7,0 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.10 Mode.Active Star.Low Power.Standby

10.4.10.1 Operation mode change to AS_Standby due to undervoltage $V_{StarSupply}$

Table 404 defines the test case for operation mode change to AS_Standby due to undervoltage $V_{StarSupply}$.

Table 404 — Test case for operation mode change to AS_Standby due to undervoltage $V_{StarSupply}$

Name	Operation mode change to AS_Standby due to undervoltage $V_{StarSupply}$
Test purpose	This test checks the ability of the IUT to change from AS_Normal mode to AS_Standby due to undervoltage condition occurring at $V_{StarSupply}$ according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{CC} is implemented: In case that the $V_{StarSupply}$ power supply of the active star depends on V_{CC}: external V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} is implemented: In case that the $V_{StarSupply}$ power supply of the active star depends on V_{BAT}: external V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: External V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Standard preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	While setting $V_{StarSupply}$ at the active star to undervoltage, potential voltages at all implemented supplies, i.e. V_{BAT}, V_{CC} and $V_{StarSupply}$ shall be discharged, e.g. via a resistor to GND. Adaptation of the thresholds for digital signals may be required. a) Observe and acquire uBP at $TPAS1\_B2\_BP$ of the transmitting branch 2 according to the observation window described in 10.2.4.5. b) Observe and acquire uBM at $TPAS1\_B2\_BM$ of the transmitting branch 2 according to the observation window described in 10.2.4.5. c) Observe and acquire uBP at $TPAS1\_B4\_BP$ of the transmitting branch 4 according to the observation window described in 10.2.4.5. d) Observe and acquire uBM at $TPAS1\_B4\_BM$ of the transmitting branch 4 according to the observation window described in 10.2.4.5. e) Set $V_{StarSupply}$ power supply of the active star to undervoltage: depends on implementation. f) 1 ms^b after the undervoltage is set stimulate the IUT in node 2 at TP_N2_TxD and

Name	Operation mode change to AS_Standby due to undervoltage VStarSupply
	<i>TP_N2_TxEN</i> by one TSS pattern, followed by ten ^a 50/50 patterns. g) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> of node 2.
Postamble	Standard postamble.
Pass criteria	<i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> during the test execution, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be between -200 mV and +200 mV (<i>Idle_LP</i>).
^a The low phase shall be long enough to allow the logic analyzer to detect each received low phase in an observation period of at least 1 000 ms ^b Additionally, a possible product specific delay shall be considered. If such a delay is implemented a way to calculate this delay shall be provided by the device's datasheet at least.	

Table 405 defines the test instances for operation mode change to AS_Standby due to undervoltage VStarSupply test case defined in Table 404.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 405 — Test instances for operation mode change to AS_Standby due to undervoltage VStarSupply

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

10.4.10.2 Operation mode change from AS_Off to AS_Standby to AS_Sleep due to undervoltage $V_{\text{StarSupply}}$ during power on

Table 406 defines the test case for operation mode change from AS_Off to AS_Standby to AS_Sleep due to undervoltage $V_{\text{StarSupply}}$ during power on.

Table 406 — Test case for operation mode change from AS_Off to AS_Standby to AS_Sleep due to undervoltage $V_{\text{StarSupply}}$ during power on

Name	Operation mode change from AS_Off to AS_Standby to AS_Sleep due to undervoltage $V_{\text{StarSupply}}$ during power on
Test purpose	This test checks the ability of the IUT to change from AS_Off mode to AS_Standby due to undervoltage condition occurring at $V_{\text{StarSupply}}$ and to AS_Sleep due to remaining undervoltage condition according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{CC} is implemented: — External V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} is implemented: — V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: - External V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	While setting $V_{\text{StarSupply}}$ at the active star to undervoltage, potential voltages at all implemented supplies, i.e. V_{BAT}, V_{CC} and $V_{\text{StarSupply}}$ shall be discharged, e.g. via a resistor to GND. — Standard preamble. — Set $V_{\text{StarSupply}}$ power supply of the active star to undervoltage: depends on implementation. — Disable outputs of external power supplies of IUT in active star. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire u_{BP} at $TPAS1\_B2\_BP$ of the transmitting branch 2 according to the observation window described in 10.2.4.6. b) Observe and acquire u_{BM} at $TPAS1\_B2\_BM$ of the transmitting branch 2 according to the observation window described in 10.2.4.6. c) Observe and acquire u_{BP} at $TPAS1\_B4\_BP$ of the transmitting branch 4 according to the observation window described in 10.2.4.6. d) Observe and acquire u_{BM} at $TPAS1\_B4\_BM$ of the transmitting branch 4 according to the observation window described in 10.2.4.6.

Name	Operation mode change from <i>AS_Off</i> to <i>AS_Standby</i> to <i>AS_Sleep</i> due to undervoltage <i>VStarSupply</i> during power on
	e) Observe and acquire <i>uRxD</i> signal at <i>TP_Nx_RxD</i> of all nodes. f) Enable outputs of external power supplies of IUT in active star. g) After 100 μs stimulate the bus driver of node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by ten ^a 50/50 patterns. Repeat this sequence with a pause between the messages of 20 μs for at least 2 ms to assure that the stimulation reaches after the maximal undervoltage detection timeout (<i>dUV_{ASSupply}</i>). h) Wait 6 400 ms (<i>dStarGoToSleep</i>) for the active star to go to <i>AS_Sleep</i>. i) Trigger the scope to start the observation synchronously with the stimulation of the bus driver of node 2.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — Between 100 μs ^b and 100 μs + 1 ms ^b + 640 ms after the undervoltage is applied, <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> state, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be within a voltage level between -200 mV and +200 mV (<i>Idle_LP</i>) and the absolute value of <i>uBus</i> shall be between 0 mV and 30 mV (<i>uStarTx_{idle}</i>). — <i>uRxD</i> of all nodes except node 2 shall stay HIGH, i.e. the active star shall not enter <i>AS_Normal</i> and shall not retransmit the pattern sent by node 2.
^a The low phase shall be long enough to allow the logic analyzer to detect each received low phase in an observation period of at least 1 000 ms ^b Additionally, a possible product specific delay shall be considered. If such a delay is implemented a way to calculate this delay shall be provided by the device's datasheet at least.	

Table 407 defines the test instances for operation mode change from AS_Off to AS_Standby to AS_Sleep due to undervoltage VStarSupply during power on test case defined in Table 406.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 407 — Test instances for operation mode change from AS_Off to AS_Standby to AS_Sleep due to undervoltage VStarSupply during power on

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

10.4.11 Mode.Active Star.Off

10.4.11.1 Operation mode change from AS_Normal to AS_Off due to power off of V_{StarSupply}

Table 408 defines the test case for operation mode change from AS_Normal to AS_Off due to power off of V_{StarSupply}.

Table 408 — Test case for operation mode change from AS_Normal to AS_Off due to power off of V_{StarSupply}

Name	Operation mode change from AS_Normal to AS_Off due to power off of V _{StarSupply}
Test purpose	This test checks the ability of the IUT to change from AS_Normal mode to AS_Off due to power off event according to ISO 17458-4 while no stress condition is present and to change its branches from Branch_Idle to Branch_Off.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{CC} is implemented: In case that the V_{StarSupply} power supply of the active star depends on V_{CC}: external V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} is implemented: In case that the V_{StarSupply} power supply of the active star depends on V_{BAT}: external V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: External V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 1 and node 2 as transmitter.
Preamble (setup state)	— Standard preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	While disabling the power supplies at the active star, potential voltages at all implemented supplies, i.e. V_{BAT}, V_{CC} and V_{StarSupply} shall be discharged, e.g. via a resistor to GND. a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.5. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.5. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.5. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.5. e) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. f) Disable all power supplies of the active star. g) After the active star has entered AS_Off, i.e. 100 µs + 1 ms^a after the power supplies

Name	Operation mode change from AS_Normal to AS_Off due to power off of VStarSupply
	are disabled, stimulate the bus driver of node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one wakeup pattern as described in 9.1.3.1. h) After 4 μs from the end of the second <i>Data_0</i> phase in the wakeup pattern wait 70 μs because the active star might wake up during this time. i) Stimulate the bus driver of node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. j) Trigger the scope and the logic analyzer to start the observation synchronously with the stimuli at <i>TP_N2_TxEN</i> of node 2.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of all nodes except node 2 shall stay HIGH, i.e. the active star shall not be able to retransmit the patterns sent by node 2. — <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> during the observation window, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be between -200 mV and +200 mV (<i>Idle_LP</i>).
^a Additionally, a possible product specific delay shall be considered. If such a delay is implemented a way to calculate this delay shall be provided by the device's datasheet at least.	

Table 409 defines the test instances for operation mode change from AS_Normal to AS_Off due to power off of VStarSupply test case defined in Table 408.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 409 — Test instances for operation mode change from AS_Normal to AS_Off due to power off of VStarSupply

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

10.4.12 Mode.Active.Star.Branch.Receive.Transmit

10.4.12.1 Branch state transition from *Branch_Idle* to *Branch_Receive* and *Branch_Transmit*

Table 410 defines the test case for branch state transition from *Branch_Idle* to *Branch_Receive* and *Branch_Transmit*.

Table 410 — Test case for branch state transition from *Branch_Idle* to *Branch_Receive* and *Branch_Transmit*

Name	Branch state transition from <i>Branch_Idle</i> to <i>Branch_Receive</i> and <i>Branch_Transmit</i>
Test purpose	This test checks the ability of the active star to switch its branch mode from <i>Branch_Idle</i> to <i>Branch_Receive</i> and <i>Branch_Transmit</i> according to ISO 17458-4 with consideration of the delays between branches of the active star during a retransmission while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS1_B1</i> of the transmitting branch according to the observation window described in 10.2.4.7. b) Observe and acquire <i>uBus</i> at <i>TPAS4_B3</i> of the receiving branch according to the observation window described in 10.2.4.7. c) Observe and acquire <i>uTxD</i> at <i>TP_N2_TxD</i> of node 2. d) Observe and acquire <i>uTxEN</i> at <i>TP_N2_TxEN</i> of node 2. e) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. g) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star.

Name	Branch state transition from <i>Branch_Idle</i> to <i>Branch_Receive</i> and <i>Branch_Transmit</i>
	h) Stimulate the bus driver of node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes shall contain the 50/50 pattern transmitted by node 2, i.e. the active star repeats the patterns received at branch 3 at all other branches. — In case of an available RxEN signal <i>uRxEN</i> of the observed nodes shall be in logical LOW state while <i>uRxD</i> of the same node signals the patterns received from node 2 and in logical HIGH state otherwise. — <i>uBus</i> at <i>TPAS1_B3</i> of the receiving branch 3 shall be within <i>Idle</i> range at the beginning of the observation window, i.e. the absolute bus voltage shall be smaller than 30 mV (<i>uStarTx_{idle}</i>) – the branch is in <i>Branch_Idle</i> state. <i>uBus</i> at <i>TPAS1_B3</i> shall exceed <i>Idle</i> range when the bus driver of node 2 is being stimulated at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i>, i.e. the receiving branch enters <i>Branch_Receive</i> and shall contain the pattern sent by node 2. — <i>uBus</i> at <i>TPAS1_B1</i> of the transmitting branch 1 shall be within <i>Idle</i> range at the beginning of the observation window, i.e. the absolute bus voltage shall be smaller than 30 mV (<i>uStarTx_{idle}</i>) – the branch is in <i>Branch_Idle</i> state. <i>uBus</i> at <i>TPAS1_B1</i> shall exceed <i>Idle</i> range within 600 ns ($dStarDelay10 + dStarTSSLengthChange = 150\text{ ns} + -450\text{ ns}$) after <i>uBus</i> at <i>TPAS4_B3</i> has exceeded <i>Idle</i> range, i.e. all transmitting branches enter <i>Branch_Transmit</i>. — In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 411 defines the test instances for branch state transition from *Branch_Idle* to *Branch_Receive* and *Branch_Transmit* test case defined in Table 410.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 411 — Test instances for branch state transition from *Branch_Idle* to *Branch_Receive* and *Branch_Transmit*

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.13 Mode.Active Star.Branch.Idle

10.4.13.1 Branch operation state transition from *Branch_Receive* and *Branch_Transmit* to *Branch_Idle*

Table 412 defines the test case for branch operation state transition from *Branch_Receive* and *Branch_Transmit* to *Branch_Idle*.

Table 412 — Test case for branch operation state transition from *Branch_Receive* and *Branch_Transmit* to *Branch_Idle*

Name	Branch operation state transition from <i>Branch_Receive</i> and <i>Branch_Transmit</i> to <i>Branch_Idle</i>
Test purpose	This test checks the ability of the active star to switch its branch operation state from <i>Branch_Receive</i> and <i>Branch_Transmit</i> to <i>Branch_Idle</i> according to ISO 17458-4 with consideration of the delays between branches of the active star during a retransmission while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS1_B1</i> of the transmitting branch according to the observation window described in 10.2.4.7. b) Observe and acquire <i>uBus</i> at <i>TPAS4_B3</i> of the receiving branch according to the observation window described in 10.2.4.7. c) Observe and acquire <i>uTxD</i> at <i>TP_N2_TxD</i> of node 2. d) Observe and acquire <i>uTxEN</i> at <i>TP_N2_TxEN</i> of node 2. e) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. g) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the

Name	Branch operation state transition from <i>Branch_Receive</i> and <i>Branch_Transmit</i> to <i>Branch_Idle</i>
	active star. h) Stimulate the bus driver of node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by one 50/50 pattern, followed by one FES pattern. i) Trigger the scope synchronously with the stimuli at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> of node 2.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes shall contain the pattern transmitted by node 2, i.e. the active star repeats the patterns received at branch 3 at all other branches. — <i>uBus</i> at <i>TPAS1_B3</i> of the receiving branch 3 shall be within <i>Idle</i> range at the beginning of the observation window, i.e. the absolute bus voltage shall be smaller than 30 mV (<i>uStarTxIdle</i>) – the branch is in <i>Branch_Idle</i> state. <i>uBus</i> at <i>TPAS1_B3</i> shall exceed <i>Idle</i> range when the bus driver of node 2 is being stimulated at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i>, i.e. the receiving branch enters <i>Branch_Receive</i> and shall contain the pattern sent by node 2. — <i>uBus</i> at <i>TPAS1_B1</i> of transmitting branch 1 shall exceed <i>Idle</i> range while the patterns received at branch 3 are retransmitted, i.e. the absolute bus voltage shall exceed 30 mV (<i>uStarTxIdle</i>) – the branch is in <i>Branch_Transmit</i> state. <i>uBus</i> at <i>TPAS1_B1</i> shall re-enter <i>Idle</i> range within 600 ns ($dStarDelay10_{max} + dStarFES1LengthChange_{max} = 150\text{ ns} + 450\text{ ns}$) after <i>uBus</i> at <i>TPAS4_B3</i> has dropped below 30 mV (<i>uStarTxIdle</i>) again, i.e. the receiving branch is in <i>Idle</i> state again and all transmitting branches re-enter <i>Branch_Idle</i> after the transmission. — In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 413 defines the test instances for branch operation state transition from *Branch_Receive* and *Branch_Transmit* to *Branch_Idle* test case defined in Table 412.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 413 — Test instances for branch operation state transition from *Branch_Receive* and *Branch_Transmit* to *Branch_Idle*

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.13.2 Operation state change from *Branch_LowPower* to *Branche_Idle*

Table 414 defines the test case for operation state change from *Branch_LowPower* to *Branche_Idle*.

Table 414 — Test case for operation state change from *Branch_LowPower* to *Branche_Idle*

Name	Operation state change from <i>Branch_LowPower</i> to <i>Branche_Idle</i>
Test purpose	This test checks the ability of the active star to change its branch mode from <i>Branch_LowPower</i> to <i>Branch_Idle</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	— Sleep preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire uBP at $TPAS1\_B2\_BP$ of the transmitting branch 2 according to the observation window described in 10.2.4.4. b) Observe and acquire uBM at $TPAS1\_B2\_BM$ of the transmitting branch 2 according to the observation window described in 10.2.4.4. c) Observe and acquire uBP at $TPAS1\_B4\_BP$ of the transmitting branch 4 according to the observation window described in 10.2.4.4. d) Observe and acquire uBM at $TPAS1\_B4\_BM$ of the transmitting branch 4 according to the observation window described in 10.2.4.4. e) In case of an available INH1 signal observe and acquire $uINH1$ at TP_AS_INH1 of the active star. f) Stimulate the bus driver of node 1 at TP_N1_TxD and TP_N1_TxEN by one wakeup pattern as described in 9.1.3.1. g) Trigger the scope to start the observation 1 μs after the end of the second <i>Data_0</i> phase in the wakeup pattern.

Name	Operation state change from <i>Branch_LowPower</i> to <i>Branche_Idle</i>
	h) After 4 μ s from the end of the second <i>Data_0</i> phase in the wakeup pattern wait 70 μ s for the active star to enter <i>AS_Normal</i> via <i>AS_Standby</i> .
Postamble	Standard postamble.
Pass criteria	The verification of <i>uBP</i> and <i>uBM</i> shall be performed only in branches connected to the same active star device that receives the remote wakeup. <i>uBP</i> and <i>uBM</i> of the observed branches that are connected to the same active star device that receives the remote wakeup shall indicate <i>Idle_LP</i> initially, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be between -200 mV and +200 mV (<i>Idle_LP</i>). After the detection of the remote wakeup event, <i>uBP</i> and <i>uBM</i> shall change to <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> shall change to a voltage level between 1 800 mV and 3 200 mV (<i>Idle</i>) within 104 μs after the beginning of the wakeup pattern. - In case of an available <i>INH1</i> signal <i>uINH1</i> shall be in logical LOW state initially. <i>uINH1</i> shall change to logical HIGH state between 31 μs after the beginning of the wakeup pattern and 104 μs after the beginning of the wakeup pattern.

Table 415 defines the test instances for operation state change from *Branch_LowPower* to *Branche_Idle* test case defined in Table 414.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 415 — Test instances for operation state change from *Branch_LowPower* to *Branche_Idle*

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 7,0 V (if V _{CC} impl.) V _{BAT} = 5,5 V (if V _{CC} not impl.)
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.13.3 Operation state change from *Branch_TxOnly* to *Branch_Idle*

Table 416 defines the test case for operation state change from *Branch_TxOnly* to *Branch_Idle*.

Table 416 — Test case for operation state change from *Branch_TxOnly* to *Branch_Idle*

Name	Operation state change from <i>Branch_TxOnly</i> to <i>Branch_Idle</i>
Test purpose	This test checks the ability of the active star to change its branch mode from <i>Branch_TxOnly</i> to <i>Branch_Idle</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: babbling idiot. — Communication: single node.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_{Nx_TxD} and TP_{Nx_TxEN} of nodes 2, 11, 12, 13 and 14. b) In case of an available INH1 signal observe and acquire $uINH1$ at TP_{AS_INH1} of the active star. c) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_{Nx_RxEN} of all nodes. d) Observe and acquire $uRxD$ at TP_{Nx_RxD} of all nodes. e) Stimulate the bus drivers of nodes 12, 13 and 14 at TP_{Nx_TxD} and TP_{Nx_TxEN} by one babbling idiot pattern as defined in 10.2.3.1. f) After 2 600 μs from the start of the babbling idiot sequence stimulate the IUT in node 2 at TP_{N2_TxD} and TP_{N2_TxEN} by one TSS pattern, followed by one 50/50 pattern. g) Wait at least −450 ns for the active star to detect <i>Idle</i> on the branches. h) Stimulate the IUT in node 2 at TP_{N2_TxD} and TP_{N2_TxEN} by one TSS pattern, followed by one 50/50 pattern. Branch shall change to <i>BR_TxOnly</i>

Name	Operation state change from <i>Branch_TxOnly</i> to <i>Branch_Idle</i>
	i) Wait 5,0 μ s. j) Stimulate the IUT in node 11 at <i>TP_N11_TxD</i> and <i>TP_N11_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes except nodes 11..14 (branch 4) shall contain the 50/50 patterns transmitted by node 2 after 2 600μs from the start of the babbling idiot sequence, i.e. the active star has switched branch 4 to <i>Branch_FailSilent</i> within the maximal noise detection timeout of <i>dBranchRxActiveMax</i> = 2 600μs and has excluded this branch from communication. — <i>uRxD</i> of all nodes shall contain the 50/50 pattern transmitted by node 2 at the second stimulation after the end of the babbling idiot sequence, i.e. the active star has switched branch 4 from <i>Branch_FailSilent</i> to <i>Branch_TxOnly</i> after <i>Idle</i> on all branches is detected. — <i>uRxD</i> of all nodes shall contain the 50/50 pattern transmitted by node 11, i.e. the active star has switched branch 4 from <i>Branch_Idle</i> to <i>Branch_Receive</i>. — In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 417 defines the test instances for operation state change from *Branch_TxOnly* to *Branch_Idle* test case defined in Table 416.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 417 — Test instances for operation state change from *Branch_TxOnly* to *Branch_Idle*

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.14 Mode.Active.Star.Branch.TxOnly

10.4.14.1 Operation state change from *Branch_FailSilent* to *Branch_TxOnly*

Table 418 defines the test case for operation state change from *Branch_FailSilent* to *Branch_TxOnly*.

Table 418 — Test case for operation state change from *Branch_FailSilent* to *Branch_TxOnly*

Name	Operation state change from <i>Branch_FailSilent</i> to <i>Branch_TxOnly</i>
Test purpose	This test checks the ability of the active star to change its branch mode from <i>Branch_FailSilent</i> to <i>Branch_TxOnly</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: babbling idiot. — Communication: single node.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD and $uTxEN$ at TP_Nx_TxEN of nodes 2, 11, 12, 13 and 14. b) In case of an available INH1 signal observe and acquire $uINH1$ at TP_AS_INH1 of the active star. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes. e) Stimulate the bus drivers of nodes 12, 13 and 14 at TP_Nx_TxD and TP_Nx_TxEN by one babbling idiot pattern as defined in 10.2.3.1. f) After 2 600 μs from the start of the babbling idiot sequence stimulate the IUT in node 2 at TP_N2_TxD and TP_N2_TxEN by one TSS pattern, followed by one 50/50 pattern. g) Wait at least −450 ns for the active star to detect <i>Idle</i> on all branches. h) Stimulate the IUT in node 11 at TP_N11_TxD and TP_N11_TxEN by one TSS pattern,

Name	Operation state change from <i>Branch_FailSilent</i> to <i>Branch_TxOnly</i>
	followed by one 50/50 pattern. i) Stimulate the IUT in node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. j) Wait 5,0 μs. k) Stimulate the IUT in node 11 at <i>TP_N11_TxD</i> and <i>TP_N11_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes except nodes 11..14 (branch 4) shall contain the 50/50 patterns transmitted by node 2 after 2 600 μs from the start of the babbling idiot sequence, i.e. the active star has switched branch 4 to <i>Branch_FailSilent</i> within the maximal noise detection timeout of <i>dBranchRxActiveMax</i> = 2 600 μs and has excluded this branch from communication. — In case of an available RxEN signal <i>uRxEN</i> of all nodes except nodes 11..14 (branch 4) shall be in logical LOW state while <i>uRxD</i> of the same node signals the patterns received from node 2 at the first stimulation and in logical HIGH state otherwise. — <i>uRxD</i> of all nodes except nodes 11..14 (branch 4) shall not contain the 50/50 pattern transmitted by node 11 at the first stimulation, i.e. the active star has switched branch 4 from <i>Branch_FailSilent</i> to <i>Branch_TxOnly</i> and receiving on this branch is not possible. — In case of an available RxEN signal <i>uRxEN</i> of all nodes except nodes 11..14 (branch 4) shall be in logical HIGH state while the first stimulation of node 11. — <i>uRxD</i> of all nodes shall contain the 50/50 pattern transmitted by node 2 at the second stimulation after the end of the babbling idiot sequence, i.e. the active star has switched branch 4 from <i>Branch_FailSilent</i> to <i>Branch_TxOnly</i> after <i>Idle</i> on all branches is detected. — In case of an available RxEN signal <i>uRxEN</i> of all nodes shall be in logical LOW state while <i>uRxD</i> of the same node signals the patterns received from node 2 at the second stimulation after the end of the babbling idiot sequence and in logical HIGH state otherwise. — <i>uRxD</i> of all nodes shall contain the 50/50 pattern transmitted by node 11 at the second stimulation, i.e. the active star has switched branch 4 from <i>Branch_Idle</i> to <i>Branch_Receive</i>. — In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 419 defines the test instances for operation state change from Branch_FailSilent to Branch_TxOnly test case defined in Table 418.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 419 — Test instances for operation state change from *Branch_FailSilent* to *Branch_TxOnly*

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	$V_{BAT} = 5,5 \text{ V}$
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.15 Mode.Active Star.Branch.FailSilent

10.4.15.1 Operation state change from *Branch_Receive* to *Branch_FailSilent*

Table 420 defines the test case for operation state change from *Branch_Receive* to *Branch_FailSilent*.

Table 420 — Test case for operation state change from *Branch_Receive* to *Branch_FailSilent*

Name	Operation state change from <i>Branch_Receive</i> to <i>Branch_FailSilent</i>
Test purpose	This test checks the parameter <i>dBranchRxActiveMax</i> and the ability of the active star to change its branch mode from <i>Branch_Receive</i> to <i>Branch_FailSilent</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: babbling idiot. — Communication: none.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS1_B2</i> of the transmitting branch 2 according to the observation window described in 10.2.4.8. b) Observe and acquire <i>uBus</i> at <i>TPAS4_B4</i> of the receiving branch 4 according to the observation window described in 10.2.4.8. c) Observe and acquire <i>uTxD</i> at <i>TP_N12_TxD</i> of node 12, <i>TP_N13_TxD</i> of node 13 and <i>TP_N14_TxD</i> of node 14. d) Observe and acquire <i>uTxEN</i> at <i>TP_N12_TxEN</i> of node 12, <i>TP_N13_TxEN</i> of node 13 and <i>TP_N14_TxEN</i> of node 14. e) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) Stimulate the bus drivers of nodes 12, 13 and 14 at <i>TP_Nx_TxEN</i> by one babbling idiot pattern as defined in 10.2.3.1.

Name	Operation state change from <i>Branch_Receive</i> to <i>Branch_FailSilent</i>
	g) The observation window shall start synchronously with the stimuli at <i>TP_N12_TxD</i> and <i>TP_N12_TxEN</i> of node 12.
Postamble	Standard postamble.
Pass criteria	<i>uBus</i> of all observed transmitting branches shall change to <i>Data_0</i> state, i.e. <i>uBus</i> shall fall below 600 mV (<i>uStarTx_{active}</i>) and shall remain in <i>Data_0</i> state for at least 650 µs and not more than 2 600 µs and shall return to <i>Idle</i> state afterwards, i.e. the absolute bus voltage shall no more exceed 30 mV (<i>uStarTx_{idle}</i>). This means that the active star shall switch branch 4 from <i>Branch_Receive</i> to <i>Branch_FailSilent</i> within the allowed range of the noise detection timeout of $dBranchRxActiveMax_{min} = 650 \mu s$ to $dBranchRxActiveMax_{max} = 2\,600 \mu s$. - In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 421 defines the test instances for operation state change from *Branch_Receive* to *Branch_FailSilent* test case defined in Table 420.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 421 — Test instances for operation state change from *Branch_Receive* to *Branch_FailSilent*

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.15.2 Operation state change between *Branch_TxOnly* and *Branch_FailSilent*

Table 422 defines the test case for operation state change between *Branch_TxOnly* and *Branch_FailSilent*.

Table 422 — Test case for operation state change between *Branch_TxOnly* and *Branch_FailSilent*

Name	Operation state change between <i>Branch_TxOnly</i> and <i>Branch_FailSilent</i>
Test purpose	This test checks the parameter <i>dBranchRxActiveMax</i> and the ability of the active star to change its branch mode from <i>Branch_TxOnly</i> to <i>Branch_FailSilent</i> according to ISO 17458-4 while no stress condition is present. This test case is skipped if the Functional class “Active star – host interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: babbling idiot. — Communication: none.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS1_B2</i> of the transmitting branch 2 according to the observation window described in 9.1.4.2. b) Stimulate the bus drivers of nodes 12, 13 and 14 at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one babbling idiot pattern as defined in 10.2.3.1. c) 100 ms^a after the end of the babbling idiot pattern short-circuit BP to BM (failure FL21) of the AS at <i>TPAS1_B4</i>. -> Bus Error detected; <i>Branch_FailSilent</i> d) Stimulate the bus driver of node 2 by one TSS pattern, followed by eight 50/50 patterns. e) 300 ms^a after the end of the babbling idiot pattern disable the short-circuit of BP to BM (failure FL21) of the AS at <i>TPAS1_B4</i>. f) Stimulate the bus driver of node 11 by one TSS pattern, followed by one 50/50 pattern. -> Branch shall be in <i>Tx_Only</i> g) Trigger the scope to start the observation synchronously with the stimuli at

Name	Operation state change between <i>Branch_TxOnly</i> and <i>Branch_FailSilent</i>
	<i>TP_N11_TxEN</i> of node 11.
Postamble	Standard postamble.
Pass criteria	While the bus driver of node 11 is being stimulated the active star shall switch branch 4 back to <i>Branch_TxOnly</i> , i.e. the absolute value of <i>uBus</i> at branch 2 shall be between 0 mV and 30mV (<i>uStarTx_{idle}</i>) when node 11 is being stimulated. That means that the active star shall have detected that the bus error has been disabled before the stimulation of the bus driver of node 11 and shall not receive the pattern sent by node 11.
^a Space time for measurement and reaction of the IUT, i.e. idle detection time, error detection time, etc.	

Table 423 defines the test instances for operation state change between *Branch_TxOnly* and *Branch_FailSilent* test case defined in Table 422.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 423 — Test instances for operation state change between *Branch_TxOnly* and *Branch_FailSilent*

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.16 Mode.Active Star.Branch.LowPower

10.4.16.1 Operation state change to *Branch_LowPower* while undervoltage $V_{\text{StarSupply}}$ after power on

Table 424 defines the test case for operation state change to *Branch_LowPower* while undervoltage $V_{\text{StarSupply}}$ after power on.

Table 424 — Test case for operation state change to *Branch_LowPower* while undervoltage $V_{\text{StarSupply}}$ after power on

Name	Operation state change to <i>Branch_LowPower</i> while undervoltage $V_{\text{StarSupply}}$ after power on
Test purpose	This test checks the ability of the IUT to change its branch from <i>Branch_Off</i> state to <i>Branch_LowPower</i> due to power on event while undervoltage condition occurring at $V_{\text{StarSupply}}$ according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{CC} is implemented: External V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: External V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node.
Preamble (setup state)	While setting $V_{\text{StarSupply}}$ at the active star to undervoltage, potential voltages at all implemented supplies, i.e. V_{BAT}, V_{CC} and $V_{\text{StarSupply}}$ shall be discharged, e.g. via a resistor to GND. — Standard preamble. — Set $V_{\text{StarSupply}}$ power supply of the active star to undervoltage: depends on implementation. — Disable the outputs of the external power supplies of the IUT in the active star. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) Observe and acquire u_{BP} at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.11. b) Observe and acquire u_{BM} at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.11. c) Observe and acquire u_{BP} at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.11. d) Observe and acquire u_{BM} at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.11.

Name	Operation state change to <i>Branch_LowPower</i> while undervoltage <i>VStarSupply</i> after power on
	e) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. f) Enable the outputs of the external power supplies of the IUT in the active star. g) After 100 μs stimulate the bus driver of node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by ten ^a 50/50 patterns. Repeat this sequence with a pause between the messages of 20 μs for at least 1,5 ms to assure that the stimulation reaches after the maximal undervoltage detection timeout (<i>dUV_{ASupply}</i>). h) Trigger the scope to start the observation synchronously with the stimulation at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> of node 2.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. The observation window shall start synchronously with the power on event. — <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> state during the observation window, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be within a voltage level between -200 mV and +200 mV (<i>Idle_LP</i>). — <i>uRxD</i> of all nodes except node 2 shall stay HIGH, i.e. the active star shall stay at <i>AS_Standby</i> and shall not retransmit the pattern sent by node 2.
^a The low phase shall be long enough to allow the logic analyzer to detect each received low phase in an observation period of at least 1 000 ms	

Table 425 defines the test instances for operation state change to *Branch_LowPower* while undervoltage *VStarSupply* after power on test case defined in Table 424.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 425 — Test instances for operation state change to *Branch_LowPower* while undervoltage *VStarSupply* after power on

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

10.4.16.2 Operation state change from *Branch_Idle* to *Branch_LowPower* due to undervoltage

$V_{StarSupply}$

Table 426 defines the test case for operation state change from *Branch_Idle* to *Branch_LowPower* due to undervoltage $V_{StarSupply}$.

Table 426 — Test case for operation state change from *Branch_Idle* to *Branch_LowPower* due to undervoltage $V_{StarSupply}$

Name	Operation state change from <i>Branch_Idle</i> to <i>Branch_LowPower</i> due to undervoltage $V_{StarSupply}$
Test purpose	This test checks the ability of the IUT to change the state of the branch from <i>Branch_Idle</i> to <i>Branch_LowPower</i> due to undervoltage condition occurring at $V_{StarSupply}$ according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that V_{CC} is implemented: External V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: External V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node
Preamble (setup state)	— Standard preamble. — Interrupt BP and BM of branch 2 and branch 4 at the active star; i.e. no termination shall be connected to these branches.
Test execution	a) While setting $V_{StarSupply}$ at the active star to undervoltage, potential voltages at all implemented supplies, i.e. V_{BAT}, V_{CC} and $V_{StarSupply}$ shall be discharged, e.g. via a resistor to GND. b) Observe and acquire uBP at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.5. c) Observe and acquire uBM at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.5. d) Observe and acquire uBP at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.5. e) Observe and acquire uBM at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.5. f) Set $V_{StarSupply}$ power supply of the active star to undervoltage: depends on implementation. g) 1 ms^a after the undervoltage is set stimulate the IUT in node 2 at <i>TP_N2_TxD</i> and

Name	Operation state change from <i>Branch_Idle</i> to <i>Branch_LowPower</i> due to undervoltage VStarSupply
	<i>TP_N2_TxEN</i> by one TSS pattern, followed by ten^a 50/50 patterns. h) Trigger the scope to start the observation synchronously with the stimuli at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> of node 2.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall indicate <i>Idle_LP</i> state during the observation window, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 and 4 shall be within a voltage level between -200 mV and +200 mV (<i>Idle_LP</i>).
^a Additionally, a possible product specific delay shall be considered. If such a delay is implemented a way to calculate this delay shall be provided by the device's datasheet at least. ^b The low phase shall be long enough to allow the logic analyzer to detect each received low phase in an observation period of at least 1 000 ms	

Table 427 defines the test instances for operation state change from *Branch_Idle* to *Branch_LowPower* due to undervoltage VStarSupply test case defined in Table 426.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 427 — Test instances for operation state change from *Branch_Idle* to *Branch_LowPower* due to undervoltage VStarSupply

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

10.4.17 Failure.Loss

10.4.17.1 Interruption of V_{BAT} (V_{CC} available)

Table 428 defines the test case for interruption of V_{BAT} (V_{CC} available).

Table 428 — Test case for interruption of V_{BAT} (V_{CC} available)

Name	Interruption of V_{BAT} (V_{CC} available)
Test purpose	This test checks the of the active star to remain in <i>AS_Normal</i> in case of loss of the V_{BAT} supply power if V_{CC} is still available according to ISO 17458-4 while no other stress condition is present and $V_{StarSupply}$ is constantly supplied within its normal operation range. This test case is skipped if — the Functional class “Active star – voltage regulator control” is not implemented — the Functional class “Active star – internal voltage regulator” is implemented and a V_{CC} supply input is not available.
Configuration	— Topology: as specified in previous configuration see 10.2. — V_{BAT} power supply of the active star: default. — External V_{CC} power supply of the active star: +5,0 V. — In case that V_{IO} is implemented: external V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: loss of V_{BAT} according to FL1 in 7.6. — Communication: single node.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N2_TxD of node 2. b) Observe and acquire $uTxEN$ at TP_N2_TxEN of node 2. c) Observe and acquire $uRxEN$ at TP_Nx_RxEN of node 1, 2, 12 and 23. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 1, 2, 12 and 23. e) Interrupt supply wire V_{BAT} of the active star according to 7.6. f) Stimulate the bus driver of node 2 at TP_N2_TxD and TP_N2_TxEN by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence for at least 1 000 ms to verify that communication is not disturbed even after the maximal undervoltage detection timeout ($dStarUVV_{BAT}$). The bit duration in this test case shall be $gdBit=25\ \mu s$, because the memory depth of the logic analyzer is much too small to acquire more than 1 seconds with a 100 ns bit time. The gap between the messages in matrix A shall be 9,25 ms.

Name	Interruption of V_{BAT} (V_{CC} available)
Postamble	Standard postamble.
Pass criteria	— This test case requires acquisition of at least 1 000 ms by the logic analyzer. A bit level resolution is not required. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of all observed nodes shall contain all logical logical 50/50 pattern sequences transmitted by node 2, i.e. the active star shall stay in <i>AS_Normal</i> mode and shall retransmit all patterns received on branch 3.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.17.2 Interruption of V_{BAT} (V_{CC} not implemented)

Table 429 defines the test case for interruption of V_{BAT} (V_{CC} not implemented).

Table 429 — Test case for interruption of V_{BAT} (V_{CC} not implemented)

Name	Interruption of V_{BAT} (V_{CC} not implemented)
Test purpose	This test checks the ability of the active star to change to <i>AS_Off</i> mode in case of loss of the V_{BAT} supply power if V_{CC} is not implemented according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the Functional class “Active star – internal voltage regulator” is not implemented — a V_{CC} supply input is although available.
Configuration	— Topology: as specified in previous configuration see 10.2. — V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: external V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: loss of V_{BAT} according to FL1 in 7.6. — Communication: matrix A (round robin test).
Preamble (setup state)	Standard preamble.
Test execution	a) While interrupt $V_{StarSupply}$ at the active star, potential voltages at all implemented supplies, i.e. V_{BAT} and $V_{StarSupply}$ shall be discharged, e.g. via a resistor to GND. b) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes. c) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes. d) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes. f) Interrupt supply wire V_{BAT} of the active star according to 7.6. g) Wait 1 ms ^a h) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — $uRxD$ of nodes 11..14 shall contain the 50/50 patterns transmitted by nodes 11..14 only, i.e. the active star shall not disturb the communication on the passive bus (branch 4) and shall not

Name	Interruption of V_{BAT} (V_{CC} not implemented)
	retransmit patterns received on other branches. — $uRxD$ of nodes 21..24 shall contain the 50/50 patterns transmitted by nodes 21..24 only, i.e. the active star shall not disturb the communication on the passive star (branch 2) and shall not retransmit patterns received on other branches. — $uRxD$ of nodes 1 and 2 shall contain the 50/50 patterns transmitted by themselves only (loopback functionality), i.e. the active star shall not disturb the communication of nodes 1 and 2 (branch 1 and 3) and shall not retransmit patterns received on other branches.
^a Additionally, a possible product specific delay shall be considered. If such a delay is implemented a way to calculate this delay shall be provided by the device's datasheet at least.	

10.4.17.3 Interruption of V_{CC} (V_{BAT} not implemented)

Table 430 defines the test case for interruption of V_{CC} (V_{BAT} not implemented).

Table 430 — Test case for interruption of V_{CC} (V_{BAT} not implemented)

Name	Interruption of V_{CC} (V_{BAT} not implemented)
Test purpose	This test checks the ability of the active star to change to <i>AS_Off</i> mode in case of loss of the V_{CC} supply power if V_{BAT} is not implemented according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the Functional class “Active star – voltage regulator control” is implemented — the Functional class “Active star – internal voltage regulator” is implemented
Configuration	— Topology: as specified in previous configuration see 10.2. — V_{CC} power supply of the active star: +5,0 V. — In case that V_{IO} is implemented: external V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: loss of V_{CC} according to FL2 in 7.6. — Communication: matrix A (round robin test).
Preamble (setup state)	Standard preamble.
Test execution	While interrupt $V_{StarSupply}$ at the active star, potential voltages at all implemented supplies, i.e. V_{CC} and $V_{StarSupply}$ shall be discharged, e.g. via a resistor to GND. a) Observe and acquire u_{TxD} at TP_Nx_TxD of all nodes. b) Observe and acquire u_{TxEN} at TP_Nx_TxEN of all nodes. c) Observe and acquire u_{RxD} at TP_Nx_RxD of all nodes. d) Interrupt supply wire V_{CC} of the active star according to 7.6. e) Wait 1 ms ^a f) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — u_{RxD} of nodes 11..14 shall contain the 50/50 patterns transmitted by nodes 11..14 only, i.e. the active star shall not disturb the communication on the passive bus (branch 4) and shall not retransmit patterns received on other branches. — u_{RxD} of nodes 21..24 shall contain the 50/50 patterns transmitted by nodes 21..24 only, i.e. the active star shall not disturb the communication on the passive star (branch 2) and shall not

Name	Interruption of V_{CC} (V_{BAT} not implemented)
	retransmit patterns received on other branches. — $uRxD$ of nodes 1 and 2 shall contain the 50/50 patterns transmitted by themselves only (loopback functionality), i.e. the active star shall not disturb the communication of nodes 1 and 2 (branch 1 and 3) and shall not retransmit patterns received on other branches.
^a Additionally, a possible product specific delay shall be considered. If such a delay is implemented a way to calculate this delay shall be provided by the device's datasheet at least.	

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.17.4 Interruption of V_{BAT} and V_{CC}

Table 431 defines the test case for interruption of V_{BAT} and V_{CC} .

Table 431 — Test case for interruption of V_{BAT} and V_{CC}

Name	Interruption of V_{BAT} and V_{CC}
Test purpose	This test checks the ability of the active star to change to <i>AS_Off</i> mode in case of loss of the V_{BAT} and V_{CC} supply power according to ISO 17458-4 while no other stress condition is present. This test case is skipped if — the Functional class “Active star – voltage regulator control” is not implemented — the Functional class “Active star – internal voltage regulator” is implemented and a V_{CC} supply input is not available.
Configuration	— Topology: as specified in previous configuration see 10.2. — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that V_{IO} is implemented: external V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: loss of V_{CC} and V_{BAT} according to FL3 in 7.6. — Communication: matrix A (round robin test).
Preamble (setup state)	Standard preamble.
Test execution	While interrupt $V_{StarSupply}$ at the active star, potential voltages at all implemented supplies, i.e. V_{BAT}, V_{CC} and $V_{StarSupply}$ shall be discharged, e.g. via a resistor to GND. a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes. e) Interrupt V_{CC} and V_{BAT} of the active star according to 7.6. f) Wait 1 ms ^a g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix A at TP_Nx_TxD and TP_Nx_TxEN by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required.

Name	Interruption of V_{BAT} and V_{CC}
	— $uRxD$ of nodes 11..14 shall contain the 50/50 patterns transmitted by nodes 11..14 only, i.e. the active star shall not disturb the communication on the passive bus (branch 4) and shall not retransmit patterns received on other branches. — $uRxD$ of nodes 21..24 shall contain the 50/50 patterns transmitted by nodes 21..24 only, i.e. the active star shall not disturb the communication on the passive star (branch 2) and shall not retransmit patterns received on other branches. — $uRxD$ of nodes 1 and 2 shall contain the 50/50 patterns transmitted by themselves only (loopback functionality), i.e. the active star shall not disturb the communication of nodes 1 and 2 (branch 1 and 3) and shall not retransmit patterns received on other branches.
^a Additionally, a possible product specific delay shall be considered. If such a delay is implemented a way to calculate this delay shall be provided by the device's datasheet at least.	

10.4.18 Failure.Short-circuit Bus Wires

10.4.18.1 Short-circuit bus wires to GND

Table 432 defines the test case for short-circuit bus wires to GND.

Table 432 — Test case for short-circuit bus wires to GND

Name	Short-circuit bus wires to GND
Test purpose	This test checks the ability of the IUT to limit the absolute current in case of a short-circuit of the bus wire to GND. Additionally it is checked that the IUT is not permanently damaged by the short-circuit. This test case is skipped if the Functional class “Active star – host interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to GND according to Figure 19 and Table 26, failure FL11. — Communication: single node.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 1 and 2. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 1 and 2. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 1 and 2. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 1 and 2. e) Observe and acquire $iBP_{GNDShortMax}$ at $TP\_AS\_B2\_R_{iBP}$ of the AS (shall be at $TPAS1\_B2\_BP$). f) Stimulate the bus driver of the transmitting node 2 at TP_N2_TxD and TP_N2_TxEN by a current measurement pattern according to 9.1.3.8. Repeat this sequence until at least 500 samples were taken by the data acquisition unit.

Name	Short-circuit bus wires to GND
	g) At least 500 ns after the start of transmission short-circuit BP (failure FL11) of the AS to GND at <i>TPAS1_B2_BP</i>. h) Trigger the data acquisition unit to start the measurement 100 µs after the stimuli at node 2. Acquire at least 500 samples, while the IUT transmits <i>Data_0</i>, <i>Idle</i> and <i>Data_1</i>. i) Switch off the short-circuit BP (failure FL11) of the AS at <i>TPAS1_B2_BP</i>. Wait at least 12 seconds. j) Stimulate node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Wait 500 µs. k) Stimulate node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— $iBP_{GNDShortMax} \leq 60 \text{ mA}$. — After switching off the failure node 1 shall receive the patterns and signal them accordingly: <i>TP_N1_RxD</i> of node1 as stimulated at <i>TP_N2_TxD</i> at node 2. In case RxEN is implemented <i>TP_N1_RxEN</i> of node 1 as stimulated at <i>TP_N2_TxEN</i> at node 2. — After switching off the failure node 2 shall receive the patterns and signal them accordingly: <i>TP_N2_RxD</i> of node2 as stimulated at <i>TP_N1_TxD</i> at node 1. In case RxEN is implemented <i>TP_N2_RxEN</i> of node 2 as stimulated at <i>TP_N1_TxEN</i> at node 1.

Table 433 defines the test instances for short-circuit bus wires to GND test case defined in Table 432.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 433 — Test instances for short-circuit bus wires to GND

Instance		1	2
Purpose	Stress	S/C BP to GND at AS	S/C BM to GND at AS
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	—
	Failure	—	—
Preamble		—	—
Test execution		... Observe and acquire $iBP_{GNDShortMax}$ at $TP\_AS\_B2\_R_{BP}$ of the AS (shall be at $TPAS1\_B2\_BP$). Short-circuit BP (failure FL11) of the AS to GND at $TPAS1\_B2\_BP$. ... Switch off short-circuit BP (failure FL11) of the AS at $TPAS1\_B2\_BP$. Wait at least 12 seconds....	Observe and acquire $iBM_{GNDShortMax}$ at $TP\_AS\_B2\_R_{BM}$ of the AS (shall be at $TPAS1\_B2\_BM$). Short-circuit BM (failure FL12) of the AS to GND at $TPAS1\_B2\_BM$. ... Switch off short-circuit BM (failure FL12) of the AS at $TPAS1\_B2\_BM$. Wait at least 12 seconds...
Pass criteria		$ iBP_{GNDShortMax} \leq 60 \text{ mA.}$	$ iBM_{GNDShortMax} \leq 60 \text{ mA.}$

10.4.18.2 Short-circuit bus wires to V_{ANY}

Table 434 defines the test case for short-circuit bus wires to V_{ANY} .

Table 434 — Test case for short-circuit bus wires to V_{ANY}

Name	Short-circuit bus wires to V_{ANY}
Test purpose	This test checks the ability of the IUT to limit the absolute current in case of a short-circuit of the bus wire to +48 V ^a. Additionally it is checked that the IUT is not permanently damaged by the short-circuit. This test case is skipped if the Functional class “Active star – host interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to +48 V ^a according to Figure 19 and Table 26, failure FL13. — Communication: Node 1 and 2 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 1 and 2. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 1 and 2. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 1 and 2. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 1 and 2. e) Observe and acquire $iBP_{BAT48ShortMax}^b$ or $iBP_{BAT27ShortMax}^c$ at $TP\_AS\_B2\_R_{iBP}$ of the AS (shall be at $TPAS1\_B2\_BP$). f) Stimulate the bus driver of the transmitting node 2 at TP_N2_TxD and TP_N2_TxEN by a current measurement pattern according to 9.1.3.8. Repeat this sequence until at least 500 samples were taken by the data acquisition unit. g) At least 500 ns after the start of transmission short-circuit BP (failure FL13) of the AS to +48 V ^a at $TPAS1\_B2\_BP$. h) Trigger the data acquisition unit to start the measurement 100 μs after the stimuli at

Name	Short-circuit bus wires to V _{ANY}
	node 2. Acquire at least 500 samples, while the IUT transmits <i>Data_0</i>, <i>Idle</i> and <i>Data_1</i>. i) Srips are separated into 2 parts, devided by switching off the short-circuit. j) Switch off the short-circuit BP (failure FL13) of the AS at <i>TPAS1_B2_BP</i>. Wait at least 12 seconds. k) Stimulate node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Wait 500 µs. l) Stimulate node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— In case the IUT does not support 42 V systems: $iBP_{BAT27ShortMax} \leq 60 \text{ mA}$. — In case the IUT does support 42 V systems: $iBP_{BAT48ShortMax} \leq 72 \text{ mA}$. — After switching off the failure node 1 shall receive the patterns and signal them accordingly: <i>TP_N1_RxD</i> of node1 as stimulated at <i>TP_N2_TxD</i> at node 2. In case RxEN is implemented <i>TP_N1_RxEN</i> of node 1 as stimulated at <i>TP_N2_TxEN</i> at node 2. — After switching off the failure node 2 shall receive the patterns and signal them accordingly: <i>TP_N2_RxD</i> of node2 as stimulated at <i>TP_N1_TxD</i> at node 1. In case RxEN is implemented <i>TP_N2_RxEN</i> of node 2 as stimulated at <i>TP_N1_TxEN</i> at node 1.
a	In case the IUT does not support 42 V systems the V _{BAT} shall be +27 V.
b	In case the IUT does support 42 V systems.
c	In case the IUT does not support 42 V systems.

Table 435 defines the test instances for short-circuit bus wires to V_{ANY} test case defined in Table 434.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 435 — Test instances for short-circuit bus wires to V_{ANY}

Instance		1	2
Purpose	Stress	S/C BP to +48 V at AS	S/C BM to +48 V at AS
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	—
	Failure	S/C BP to +48 V ^a	S/C BM to +48 V ^a
Preamble		—	—
Test execution		... Observe and acquire $iBP_{BAT48ShortMax}^b$ or $iBP_{BAT27ShortMax}^c$ at $TP\_AS\_B2\_R_{iBP}$ of the AS (shall be at $TPAS1\_B2\_BP$). Short-circuit BP (failure FL13) of the AS to +48 V^a at $TPAS1\_B2\_BP$. Switch off short-circuit BP (failure FL13) of the AS at $TPAS1\_B2\_BP$. Wait at least 12 seconds. ...	... Observe and acquire $iBM_{BAT48ShortMax}^b$ or $iBM_{BAT27ShortMax}^c$ at $TP\_AS\_B2\_R_{iBM}$ of the AS (shall be at $TPAS1\_B2\_BM$). Short-circuit BM (failure FL14) of the AS to +48 V^a at $TPAS1\_B2\_BM$. Switch off short-circuit BM (failure FL14) of the AS at $TPAS1\_B2\_BM$. Wait at least 12 seconds. ...
Pass criteria		In case the IUT does not support 42 V systems: $iBP_{BAT27ShortMax} \leq 60$ mA. In case the IUT does support 42 V systems: $iBP_{BAT48ShortMax} \leq 72$ mA.	In case the IUT does not support 42 V systems: $iBM_{BAT27ShortMax} \leq 60$ mA In case the IUT does support 42 V systems: $iBM_{BAT48ShortMax} \leq 72$ mA
^a In case the IUT does not support 42 V systems the V_{BAT} shall be +27 V. ^b In case the IUT does support 42 V systems. ^c In case the IUT does not support 42 V systems.			

10.4.18.3 Short-circuit bus wires to -5 V

Table 436 defines the test case for short-circuit bus wires to -5 V.

Table 436 — Test case for short-circuit bus wires to -5 V

Name	Short-circuit bus wires to -5 V
Test purpose	This test checks the ability of the IUT to limit the absolute current in case of a short-circuit of the bus wire to -5 V. Additionally it is checked that the IUT is not permanently damaged by the short-circuit. This test case is skipped if the Functional class “Active star – host interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to -5 V according to Figure 19 and Table 26, failure FL19. — Communication: Node 1 and 2 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 1 and 2. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 1 and 2. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 1 and 2. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 1 and 2. e) Observe and acquire $iBP_{-5VshortMax}$ at $TP\_AS\_B2\_R_{iBP}$ of the AS (shall be at $TPAS1\_B2\_BP$). f) Stimulate the bus driver of the transmitting node 2 at TP_N2_TxD and TP_N2_TxEN by a current measurement pattern according to 9.1.3.8. Repeat this sequence until at least 500 samples were taken by the data acquisition unit. g) At least 500 ns after the start of transmission short-circuit BP (failure FL19) of the AS to -

Name	Short-circuit bus wires to -5 V
	5 V at <i>TPAS1_B2_BP</i>. h) Trigger the data acquisition unit to start the measurement 100 µs after the stimuli at node 2. Acquire at least 500 samples, while the IUT transmits <i>Data_0</i>, <i>Idle</i> and <i>Data_1</i>. i) Switch off the short-circuit BP (failure FL19) of the AS at <i>TPAS1_B2_BP</i>. Wait at least 12 seconds. j) Stimulate node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Wait 500 µs. k) Stimulate node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— $iBP_{-5VshortMax} \leq 60 \text{ mA}$. — After switching off the failure node 1 shall receive the patterns and signal them accordingly: <i>TP_N1_RxD</i> of node1 as stimulated at <i>TP_N2_TxD</i> at node 2. In case RxEN is implemented <i>TP_N1_RxEN</i> of node 1 as stimulated at <i>TP_N2_TxEN</i> at node 2. — After switching off the failure node 2 shall receive the patterns and signal them accordingly: <i>TP_N2_RxD</i> of node2 as stimulated at <i>TP_N1_TxD</i> at node 1. In case RxEN is implemented <i>TP_N2_RxEN</i> of node 2 as stimulated at <i>TP_N1_TxEN</i> at node 1.

Table 437 defines the test instances for short-circuit bus wires to -5 V test case defined in Table 436.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 437 — Test instances for short-circuit bus wires to -5 V

Instance		1	2
Purpose	Stress	S/C BP to -5 V at AS	S/C BM to -5 V at AS
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	—
	Failure	S/C BP to -5 V	S/C BM to -5 V
Preamble		—	—
Test execution		... Observe and acquire $iBP_{-5VshortMax}$ at $TP\_AS\_B2\_R_{IBP}$ of the AS (shall be at $TPAS1\_B2\_BP$). Short-circuit BP (failure FL19) of the AS to -5 V at $TPAS1\_B2\_BP$. ... Switch off short-circuit BP (failure FL19) of the AS at $TPAS1\_B2\_BP$. Wait at least 12 seconds. ...	... Observe and acquire $iBM_{-5VshortMax}$ at $TP\_AS\_B2\_R_{IBM}$ of the AS (shall be at $TPAS1\_B2\_BM$). Short-circuit BM (failure FL20) of the AS to -5 V at $TPAS1\_B2\_BM$. ... Switch off short-circuit BM (failure FL20) of the AS at $TPAS1\_B2\_BM$. Wait at least 12 seconds. ...
Pass criteria		$ iBP_{-5VshortMax} \leq 60 \text{ mA}$.	$ iBM_{-5VshortMax} \leq 60 \text{ mA}$

10.4.18.4 S/C BP to BM at AS

Table 438 defines the test case for S/C BP to BM at AS.

Table 438 — Test case for S/C BP to BM at AS

Name	S/C BP to BM at AS
Test purpose	This test checks the ability of the IUT to limit the absolute current in case of a short-circuit between both bus wires. Additionally it is checked that the IUT is not permanently damaged by the short-circuit. This test case is skipped if the Functional class "Active star – host interface" is implemented.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: — V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: S/C BP to BM. — Communication: Node 1 and 2 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of node 1 and 2. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of node 1 and 2. c) Observe and acquire $uRxD$ at TP_Nx_RxD of node 1 and 2. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of node 1 and 2. e) Observe and acquire $iBM_{BPShortMax}$ at $TP\_AS\_B2\_R_{iBM}$ of the AS (shall be at $TPAS1\_B1$). f) Stimulate the bus driver of the transmitting node 2 at TP_N2_TxD and TP_N2_TxEN by a current measurement pattern according to 9.1.3.8. Repeat this sequence until at least 500 samples were taken by the data acquisition unit. g) At least 500 ns after the start of transmission short-circuit BP to BM (failure FL21) of the AS at $TPAS1\_B1$. h) Trigger the data acquisition unit to start the measurement 100 μs after the stimuli at

Name	S/C BP to BM at AS
	node 2. Acquire at least 500 samples, while the IUT transmits <i>Data_0</i>, <i>Idle</i> and <i>Data_1</i>. i) Switch off the short-circuit BP to BM (failure FL21) of the AS at <i>TPAS1_B1</i>. Wait at least 12 seconds. j) Stimulate node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Wait 500 µs. k) Stimulate node 2 at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— $iBM_{BPShortMax} \leq 60$ mA. — After switching off the failure node 1 shall receive the patterns and signal them at <i>TP_N1_RxD</i> and <i>TP_N1_RxEN</i> that are stimulated at <i>TP_N2_TxD</i> and <i>TP_N2_TxEN</i> of node 2. — After switching off the failure node 2 shall receive the patterns and signal them at <i>TP_N2_RxD</i> and <i>TP_N2_RxEN</i> that are stimulated at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> of node 1.

10.4.19 Environment.Ground Shift.Dynamic Ground Shift

10.4.19.1 Active star receives pattern during ground shift at transmitter

Table 439 defines the test case for active star receives pattern during ground shift at transmitter.

Table 439 — Test case for active star receives pattern during ground shift at transmitter

Name	Active star receives pattern during ground shift at transmitter
Test purpose	This test checks the ability of the AS to receive a test pattern while dynamic ground shift is present at the transmitter.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: Dynamic at node 23. — Failure: None. — Communication: Node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. b) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. c) Observe and acquire $uRxD$ at TP_N2_RxD of node 2. d) Observe and acquire the dynamic ground shift pulse at TP_N23_UGS applied to node 23 according to the observation window described in 9.1.4.3. e) Stimulate the bus driver of the transmitting node 23 at TP_N23_TxD and TP_N23_TxEN by one wakeup pattern as described in 9.1.3.1, followed by one TSS pattern, followed by nine 50/50 patterns, followed by one 10Bit High pattern. Trigger the dynamic ground shift curve synchronously with the first rising edge after the TSS pattern.
Postamble	Standard postamble.
Pass criteria	Node 2 shall receive all patterns transmitted by node 23, i.e. the dynamic ground shift in the receiving branch of the active star shall not disturb the communication.

10.4.19.2 Receiveability of test pattern during ground shift at the AS

Table 440 defines the test case for receiveability of test pattern during ground shift at the AS.

Table 440 — Test case for receiveability of test pattern during ground shift at the AS

Name	Receiveability of test pattern during ground shift at the AS
Test purpose	This test checks the ability of the IUT to receive and retransmit a test pattern while dynamic ground shift is present at the AS.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: Dynamic at the AS. — Failure: None. — Communication: Node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N23_TxD of node 23. b) Observe and acquire $uTxEN$ at TP_N23_TxEN of node 23. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes except node 23. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes except node 23. e) Observe and acquire the dynamic ground shift pulse at TP_AS_UGS applied to the active star according to the observation window described in 9.1.4.3. f) Stimulate the bus driver of the transmitting node 23 at TP_N23_TxD and TP_N23_TxEN by one wakeup pattern as described in 9.1.3.1, followed by one TSS pattern, followed by nine 50/50 patterns, followed by one 10Bit High pattern. Trigger the dynamic ground shift curve synchronously with the first rising edge after the TSS pattern.
Postamble	Standard postamble.
Pass criteria	All observed nodes shall receive all patterns transmitted by node 23, i.e. the dynamic ground shift at the active star shall not disturb the communication.

10.4.19.3 Retransmitting of test pattern during ground shift at the receiver

Table 441 defines the test case for retransmitting of test pattern during ground shift at the receiver.

Table 441 — Test case for retransmitting of test pattern during ground shift at the receiver

Name	Retransmitting of test pattern during ground shift at the receiver
Test purpose	This test checks the ability of the IUT to receive and transmit a test pattern while dynamic ground shift is present at the receiver.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: dynamic at node 23. — Failure: None. — Communication: node 2 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_N2_TxD of node 2. b) Observe and acquire $uTxEN$ at TP_N2_TxEN of node 2. c) Observe and acquire $uRxD$ at TP_N23_RxD of node 23. d) Observe and acquire the dynamic ground shift pulse at TP_N23_UGS applied to node 23 according to the observation window described in 9.1.4.3. e) Stimulate the bus driver of the transmitting node 2 at TP_N2_TxD and TP_N2_TxEN by one wakeup pattern as described in 9.1.3.1, followed by one TSS pattern, followed by nine 50/50 patterns, followed by one 10Bit High pattern. Trigger the dynamic ground shift curve synchronously with the first rising edge after the TSS pattern.
Postamble	Standard postamble.
Pass criteria	Node 23 shall receive all patterns transmitted by node 2, i.e. the dynamic ground shift in the transmitting branch of the active star shall not disturb the communication.

10.4.20 Environment.Common Mode Voltages

10.4.20.1 Positive common mode offset at passive star (*dStarDelay10*)

Table 442 defines the test case for positive common mode offset at passive star (*dStarDelay10*).

Table 442 — Test case for positive common mode offset at passive star (*dStarDelay10*)

Name	Positive common mode offset at passive star (<i>dStarDelay10</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay10</i> (propagation delay of a negative edge through the active star) in the test system while a positive common mode offset at the passive star is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply a positive common mode offset of +12,5 V at the passive star (V_1) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence

Name	Positive common mode offset at passive star (<i>dStarDelay10</i>)
	described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarDelay10</i> ≤ 150ns. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.20.2 Positive common mode offset at passive star (*dStarDelay01*)

Table 443 defines the test case for positive common mode offset at passive star (*dStarDelay01*).

Table 443 — Test case for positive common mode offset at passive star (*dStarDelay01*)

Name	Positive common mode offset at passive star (<i>dStarDelay01</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay01</i> (propagation delay of a positive edge through the active star) in the test system while a positive common mode offset at the passive star is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply a positive common mode offset of +12,5 V at the passive star (V_1) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern.

Name	Positive common mode offset at passive star (<i>dStarDelay01</i>)
	g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarDelay01</i> ≤ 150ns. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.20.3 Negative common mode offset at passive star (*dStarDelay10*)

Table 444 defines the test case for negative common mode offset at passive star (*dStarDelay10*).

Table 444 — Test case for negative common mode offset at passive star (*dStarDelay10*)

Name	Negative common mode offset at passive star (<i>dStarDelay10</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay10</i> (propagation delay of a negative edge through the active star) in the test system while a negative common mode offset at the passive star is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply a negative common mode offset of -12,5 V at the passive star (V_1) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern.

Name	Negative common mode offset at passive star (<i>dStarDelay10</i>)
	g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarDelay10</i> ≤ 150ns. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.20.4 Negative common mode offset at passive star (*dStarDelay01*)

Table 445 defines the test case for negative common mode offset at passive star (*dStarDelay01*).

Table 445 — Test case for negative common mode offset at passive star (*dStarDelay01*)

Name	Negative common mode offset at passive star (<i>dStarDelay01</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay01</i> (propagation delay of a positive edge through the active star) in the test system while a negative common mode offset at the passive star is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply a negative common mode offset of -12,5 V at the passive star (V_1) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern.

Name	Negative common mode offset at passive star (<i>dStarDelay01</i>)
	g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarDelay01</i> ≤ 150ns. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.20.5 Positive common mode offset at passive bus (*dStarDelay10*)

Table 446 defines the test case for positive common mode offset at passive bus (*dStarDelay10*).

Table 446 — Test case for positive common mode offset at passive bus (*dStarDelay10*)

Name	Positive common mode offset at passive bus (<i>dStarDelay10</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay10</i> (propagation delay of a negative edge through the active star) in the test system while a positive common mode offset at the passive bus is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply a positive common mode offset of +12,5 V at the passive bus (V_2) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern.

Name	Positive common mode offset at passive bus (<i>dStarDelay10</i>)
	g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarDelay10</i> ≤ 150ns. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.20.6 Positive common mode offset at passive bus (*dStarDelay01*)

Table 447 defines the test case for positive common mode offset at passive bus (*dStarDelay01*).

Table 447 — Test case for positive common mode offset at passive bus (*dStarDelay01*)

Name	Positive common mode offset at passive bus (<i>dStarDelay01</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay01</i> (propagation delay of a positive edge through the active star) in the test system while a positive common mode offset at the passive bus is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply a positive common mode offset of +12,5 V at the passive bus (V_2) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern.

Name	Positive common mode offset at passive bus (<i>dStarDelay01</i>)
	g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarDelay01</i> ≤ 150ns. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.20.7 Negative common mode offset at passive bus (*dStarDelay10*)

Table 448 defines the test case for negative common mode offset at passive bus (*dStarDelay10*).

Table 448 — Test case for negative common mode offset at passive bus (*dStarDelay10*)

Name	Negative common mode offset at passive bus (<i>dStarDelay10</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay10</i> (propagation delay of a negative edge through the active star) in the test system while a negative common mode offset at the passive bus is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply a negative common mode offset of -12,5 V at the passive bus (V_2) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern.

Name	Negative common mode offset at passive bus (<i>dStarDelay10</i>)
	g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarDelay10</i> ≤ 150ns. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.20.8 Negative common mode offset at passive bus (*dStarDelay01*)

Table 449 defines the test case for negative common mode offset at passive bus (*dStarDelay01*).

Table 449 — Test case for negative common mode offset at passive bus (*dStarDelay01*)

Name	Negative common mode offset at passive bus (<i>dStarDelay01</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay01</i> (propagation delay of a positive edge through the active star) in the test system while a negative common mode offset at the passive bus is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply a negative common mode offset of -12,5 V at the passive bus (V_2) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern.

Name	Negative common mode offset at passive bus (<i>dStarDelay01</i>)
	g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarDelay01</i> ≤ 150ns. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

STANDARDSISO.COM : Click to view the full PDF of ISO 17458-5:2013

10.4.20.9 Positive common mode offset at passive star and negative common mode offset at passive bus (*dStarDelay10*)

Table 450 defines the test case for positive common mode offset at passive star and negative common mode offset at passive bus (*dStarDelay10*).

Table 450 — Test case for positive common mode offset at passive star and negative common mode offset at passive bus (*dStarDelay10*)

Name	Positive common mode offset at passive star and negative common mode offset at passive bus (<i>dStarDelay10</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay10</i> (propagation delay of a negative edge through the active star) in the test system while a positive common mode offset at the passive star is and a negative common mode offset at the passive bus are present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply synchronously: 1) a positive common mode offset of +12,5 V at the passive star (V_1) to BP and BM of

Name	Positive common mode offset at passive star and negative common mode offset at passive bus (<i>dStarDelay10</i>)
	according to 7.12. 2) a negative common mode offset of -12,5 V at the passive bus (V_2) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— $dStarDelay10 \leq 150\text{ns}$. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

10.4.20.10 Positive common mode offset at passive star and negative common mode offset at passive bus (*dStarDelay01*)

Table 451 defines the test case for positive common mode offset at passive star and negative common mode offset at passive bus (*dStarDelay01*).

Table 451 — Test case for positive common mode offset at passive star and negative common mode offset at passive bus (*dStarDelay01*)

Name	Positive common mode offset at passive star and negative common mode offset at passive bus (<i>dStarDelay01</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay01</i> (propagation delay of a positive edge through the active star) in the test system while a positive common mode offset at the passive star and a negative common mode offset at the passive bus are present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply synchronously: 1) a positive common mode offset of +12,5 V at the passive star (V_1) to BP and BM of

Name	Positive common mode offset at passive star and negative common mode offset at passive bus (<i>dStarDelay01</i>)
	according to 7.12. 2) a negative common mode offset of -12,5 V at the passive bus (V_2) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— $dStarDelay01 \leq 150\text{ns}$. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

10.4.20.11 Negative common mode offset at passive star and positive common mode offset at passive bus (*dStarDelay10*)

Table 452 defines the test case for negative common mode offset at passive star and positive common mode offset at passive bus (*dStarDelay10*).

Table 452 — Test case for negative common mode offset at passive star and positive common mode offset at passive bus (*dStarDelay10*)

Name	Negative common mode offset at passive star and positive common mode offset at passive bus (<i>dStarDelay10</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay10</i> (propagation delay of a negative edge through the active star) in the test system while a negative common mode offset at the passive star and a positive common mode offset at the passive bus are present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply synchronously: 1) a positive common mode offset of +12,5 V at the passive bus (V_2) to BP and BM of

Name	Negative common mode offset at passive star and positive common mode offset at passive bus (<i>dStarDelay10</i>)
	according to 7.12. 2) a negative common mode offset of -12,5 V at the passive star (V_1) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— $dStarDelay10 \leq 150\text{ns}$. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

10.4.20.12 Negative common mode offset at passive star and positive common mode offset at passive bus (*dStarDelay01*)

Table 453 defines the test case for negative common mode offset at passive star and positive common mode offset at passive bus (*dStarDelay01*).

Table 453 — Test case for negative common mode offset at passive star and positive common mode offset at passive bus (*dStarDelay01*)

Name	Negative common mode offset at passive star and positive common mode offset at passive bus (<i>dStarDelay01</i>)
Test purpose	This test checks the FlexRay parameter <i>dStarDelay01</i> (propagation delay of a positive edge through the active star) in the test system while a negative common mode offset at the passive star and a positive common mode offset at the passive bus are present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix E; the delay is measured twice for each transmitted data — 1st pass according to 10.2.4.1 (42,9 μs, N12) — 2nd pass according to 10.2.4.1 (42,9 μs + 22,1 μs, N23)
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBus</i> at <i>TPAS4_B4/2</i> of the receiving branches according to the observation window described in 10.2.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2/4</i> of the transmitting branches according to the observation window described in 10.2.4.1. c) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Apply synchronously: 1) a positive common mode offset of +12,5 V at the passive bus (V_2) to BP and BM of

Name	Negative common mode offset at passive star and positive common mode offset at passive bus (<i>dStarDelay01</i>)
	according to 7.12. 2) a negative common mode offset of -12,5 V at the passive star (V_1) to BP and BM of according to 7.12. e) Wait at least 15 μs. f) Stimulate the bus driver of the first transmitting node according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one wakeup pattern. g) Stimulate the bus drivers of the transmitting nodes according to the sequence described on matrix E at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 10/90 pattern.
Postamble	Standard postamble.
Pass criteria	— $dStarDelay01 \leq 150\text{ns}$. — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.

10.4.21 Communication.Truncation.dStarSymbolLengthChange

10.4.21.1 Communication truncation *dStarSymbolLengthChange*

Table 454 defines the test case for communication truncation *dStarSymbolLengthChange*.

Table 454 — Test case for communication truncation *dStarSymbolLengthChange*

Name	Communication truncation <i>dStarSymbolLengthChange</i>
Test purpose	This test checks the FlexRay parameter <i>dStarSymbolLengthChange</i> while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: default. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: single node
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS4_B2_BP</i> of the receiving branch 2 according to the observation window described in 10.2.4.5. b) Observe and acquire <i>uBM</i> at <i>TPAS4_B2_BM</i> of the receiving branch 2 according to the observation window described in 10.2.4.5. c) Observe and acquire <i>uBP</i> at <i>TPAS1_B4_BP</i> of the transmitting branch 4 according to the observation window described in 10.2.4.5. d) Observe and acquire <i>uBM</i> at <i>TPAS1_B4_BM</i> of the transmitting branch 4 according to the observation window described in 10.2.4.5. e) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) Stimulate the bus driver of the node 24 at <i>TP_N24_TxD</i> and <i>TP_N24_TxEN</i> by ten^a 10Bit Low patterns.

Name	Communication truncation <i>dStarSymbolLengthChange</i>
	g) Trigger the scope to start the observation synchronously with the stimulation of node 24.
Postamble	Standard postamble.
Pass criteria	— $-300\text{ns} \leq dStarSymbolLengthChange \leq 450\text{ns}$ — In case of an available INH1 signal <i>u/INH1</i> shall be in logical HIGH state during the test execution.
^a The low phase shall be long enough to allow the logic analyzer to detect each received low phase in an observation period of at least 1 000 ms	

Table 455 defines the test instances for communication truncation *dStarSymbolLengthChange* test case defined in Table 454.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 455 — Test instances for communication truncation *dStarSymbolLengthChange*

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC implemented or AS_IVR
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

10.4.22 Dynamic Low Battery Voltage

10.4.22.1 Dynamic low battery occurring in AS_Normal mode

Table 456 defines the test case for dynamic low battery occurring in AS_Normal mode.

Table 456 — Test case for dynamic low battery occurring in AS_Normal mode

Name	Dynamic low battery occurring in AS_Normal mode
Test purpose	This test checks the behaviour of the IUT after a dynamic low battery voltage pulse according to 7.4 in AS_Normal mode. This test case intends to test the capability of the active star to stay in AS_Normal mode during the dynamic low battery pulse. This test case is applicable to all IUTs, even if no V_{BAT} supply input is implemented. In this case, the input voltage of the V_{CC} voltage regulator (the battery voltage) is stressed by the dynamic low battery voltage pulse.
Configuration	— Topology: as specified in previous configuration see 10.2. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: 11,6 V. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: 11,6 V. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test). — Test signal: V_S/t_{r1} as specified in 7.4.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes. e) In case of an available INH1 signal observe and acquire $uINH1$ at TP_AS_INH1 of the active star. f) Stimulate the bus drivers of the transmitting nodes according to the sequence described

Name	Dynamic low battery occurring in AS_Normal mode
	on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence. At least one more sequence shall be transmitted after the end of the dynamic low battery voltage pulse The bit duration in this test case shall be <i>gdBit</i>=25 µs, because the memory depth of the logic analyzer is much too small to acquire 10 seconds with a 100 ns bit time. The gap between the messages in matrix A shall be 9,25 ms. g) After the first communication round trigger the dynamic low battery pulse.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes shall contain all 50/50 patterns transmitted by all nodes (according to <i>uTxD</i> and <i>uTxEN</i> of all nodes), i.e. all data shall be retransmitted by the active star. — In case of an available RxEN signal re <i>uRxEN</i> of all nodes shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received patterns and shall be in logical HIGH state otherwise. — In case of an available INH1 signal <i>uINH1</i> of the active star shall be in logical HIGH state during the test execution.

10.4.23 Dynamic Low Supply

10.4.23.1 Mode change back to *AS_Normal* after dynamic low supply voltage

Table 457 defines the test case for mode change back to *AS_Normal* after dynamic low supply voltage.

Table 457 — Test case for mode change back to *AS_Normal* after dynamic low supply voltage

Name	Mode change back to <i>AS_Normal</i> after dynamic low supply voltage
Test purpose	This test checks the behaviour of the IUT after a dynamic low supply voltage pulse according to 7.5 occurring in <i>AS_Normal</i> mode. This test case is skipped if — the Functional class “Active star – host interface” is implemented — the Functional class “Active star – communication controller interface” is implemented.
Configuration	— Topology: as specified in previous configuration see 9.1. — In case that only V_{CC} is implemented: V_{CC} power supply of the active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of the active star: 11,6 V. — V_{CC} power supply of the active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of the active star: 11,6 V. — In case that V_{IO} is implemented: V_{IO} reference voltage of the active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: matrix A (round robin test). Test signal <u>Case 1.1</u> as specified in 7.5.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_Nx_TxD of all nodes. b) Observe and acquire $uTxEN$ at TP_Nx_TxEN of all nodes. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes. e) In case of an available INH1 signal observe and acquire $uINH1$ at TP_AS_INH1 of the active star.

Name	Mode change back to <i>AS_Normal</i> after dynamic low supply voltage
	f) Start the dynamic low supply voltage pulse at the power supply of the active star. g) Wait until the power supply voltage(s) rise(s) above the specific undervoltage thresholds. h) Stimulate the bus driver of node 1 at <i>TP_N1_TxD</i> and <i>TP_N1_TxEN</i> by one wakeup pattern as described in 9.1.3.1. i) Stimulate the bus drivers according to the sequence described on matrix A at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. Repeat this sequence. At least one more sequence shall be transmitted after the end of the dynamic low supply voltage pulse. j) Trigger the logic analyzer to start synchronously with the first falling edge of <i>uTxEN</i> of node 1.
Postamble	Standard postamble.
Pass criteria	The observation window shall start with the first falling edge of <i>uTxEN</i> of node 1. Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of all nodes shall contain all 50/50 patterns transmitted by all nodes (according to <i>uTxD</i> and <i>uTxEN</i> of all nodes) at least after the first communication round, i.e. all data shall be retransmitted by the active star after the wakeup has been detected. — In case of an available <i>INH1</i> signal <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star shall be in logical HIGH state latest 104 µs after the beginning of the first wakeup pattern until the end of the test execution.

Table 458 defines the test instances for mode change back to *AS_Normal* after dynamic low supply voltage test case defined in Table 457.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 458 — Test instances for mode change back to *AS_Normal* after dynamic low supply voltage

Instance		1	2	3	4
Purpose	Stress	—	—	—	—
	Precondition	—	—	—	—
Configuration	Power supply	Test signal: Case <u>1.1</u> as specified in 7.5	Test signal: case <u>1.2</u> as specified in 7.5	Test signal: Case <u>2.1</u> as specified in 7.5	Test signal: Case <u>2.2</u> as specified in 7.5
	Ground shift	—	—	—	—
	Failure	—	—	—	—
Preamble		—	—	—	—
Test execution		—	—	—	—
Pass criteria		—	—	—	—

11 Test cases for Active Stars with communication controller interface

11.1 Configuration

11.1.1 Topology

As specified in 6.4. All IUTs of the Active Star are of the same type and from the same manufacturer.

11.1.2 Test planes

11.1.2.1 Analog signals

The test planes at the FlexRay Active Star for analog signal measurement are specified as depicted in Figure 66.




Figure 66 — Planes at the analog interface


Table 459 defines the test planes at the analog interface.

Table 459 — Test planes at the analog interface

TP Name	Signals	Description
TPAS1_By ^a	<i>uBus</i>	Differential bus signal of the transmitting branch, as close as possible to the IUT
TPAS4_By ^a	<i>uBus</i>	Differential bus signal of the receiving branch, as close as possible to the IUT
TPAS1_By_BP	<i>uBP</i>	Transmitting branch, test plane as close as possible to the IUT
TPAS1_By_BM	<i>uBM</i>	Transmitting branch, test plane as close as possible to the IUT
NOTE The naming of the branches corresponds to 10.2.2.1.		
^a y stands for the number of the branch of the Active Star.		

11.1.2.2 Digital signals

The test planes at the FlexRay Active Star for digital signals are specified as depicted in Figure 67.



Components

IUT Implementation Under Test

Connections and supplies

- BGE BG Enable input signal
- INH1 INH1 output signal
- RxD Receive Data output signal of the IUT
- RxEN Receive Data Enable Not output signal
- TxEN Transmit Data Enable Not input signal
- TxD Transmit Data input signal

Figure 67 — Test planes at digital interfaces of the Active Star for the logic analyzer

Table 460 defines the test planes at digital interfaces of the Active Star for the logic analyzer.

Table 460 — Test planes at digital interfaces of the Active Star for the logic analyzer

TP Name	Signals	Description
<i>TP_AS_TxD</i>	TxD	Transmit Data signal of the IUT
<i>TP_AS_TxEN</i>	TxEN	Transmit Enable Not signal of the IUT
<i>TP_AS_RxD</i>	RxD	Receive Data signal of the IUT
<i>TP_AS_BGE</i>	BGE	Bus Guardian Enable signal of the IUT (optional)
<i>TP_AS_RxEN</i>	RxEN	Receive Enable Not signal of the IUT (optional)
<i>TP_AS_INH1</i>	INH1	Inhibit signal of the IUT (optional)

11.1.2.3 Naming convention

This subclause corresponds to 9.1.2.3 where “Nx” shall be read as “AS”.

11.1.2.4 Test planes for the oscilloscope

The oscilloscope observes the following test planes:

- *TP_AS_RxD*
- *TP_AS_TxD*
- *TP_N23_RxD*
- *TP_N23_TxD*
- *TP_N23_TxEN*
- *TP_N2_TxD*
- *TP_N2_TxEN*
- *TPAS1_By*²⁷⁾
- *TPAS4_By*²⁸⁾
- *TPAS1_By_BM*
- *TPAS1_By_BP*
- *TP_AS_UGS* (dynamic ground shift voltage)

27) y stands for the number of the branch of the Active Star.

28) y stands for the number of the branch of the Active Star.

11.1.2.5 Test planes for the pattern generator

The pattern generator stimulates the following test planes:

- *TP_AS_TxD*
- *TP_AS_TxEN*
- *TP_AS_WAKE*

11.1.3 Test patterns

This subclause corresponds to 9.1.3 and 10.2.3.

11.1.4 Observation windows

This subclause corresponds to 9.1.4 where “BD” shall be read as “AS”.

11.1.5 Operation modes of the Active Star

This subclause corresponds to 10.2.5.

11.1.6 Power supplies

This subclause corresponds to 10.2.6.

11.1.7 Stress

This subclause corresponds to 10.2.7.

11.1.8 Failures

Failures of the Active Star are also described in 7.6.

11.1.9 Mandatory features

11.1.9.1 General

The features stated in the following subclauses are mandatory and shall be tested in the test cases for Active Stars.

11.1.9.2 Functional class “Active Star – communication controller interface”

This functional class requires the following optional features to be implemented in coexistence:

- Signal RxD
- Signal TxD
- Signal TxEN

11.1.10 Optional features

The features stated in the following subclauses are optional as specified in ISO 17458-4 and shall only be tested in the test cases for Active Stars if available in the IUT.

11.1.10.1 Functional class “Active Star – bus guardian interface”

This functional class requires the following optional features to be implemented in coexistence:

- Signal RxEN (optional within this functional class)
- Signal BGE

11.1.10.2 Functional class “Active Star – voltage regulator control”

This functional class requires the following optional features to be implemented in coexistence:

- Signal INH1
- Power supply input V_{BAT}
- Power supply input V_{CC}
- Active Star – wake interface (optional within this functional class)

11.1.10.3 Functional class “Active Star – internal voltage regulator”

This functional class requires the following optional features to be implemented in coexistence:

- Power supply input V_{BAT}
- Signal INH1 (optional within this functional class)
- Active Star – wake interface (optional within this functional class)

This functional class requires that no V_{CC} supply input is present.

11.1.10.4 Functional class “Active Star – logic level adaptation”

This functional class requires the implementation of a logic level-shift interface and requires that the thresholds of all digital inputs are controlled by this voltage as well as all digital outputs are related to this level.


11.1.10.5 Functional class “Active Star increased voltage amplitude transmitter”

This Functional Class comprises the minimum of $uStarTxActive$ to be 900 mV.

11.1.11 Definition of communication**11.1.11.1 Matrix F (round robin test only with terminated node)**

In some test instances it is necessary that every terminated node and the Active Star are the transmitter and all other terminated nodes and the Active Star are the receivers.

This matrix is used for observation of bus signals. Figure 68 depicts the communication matrix F.



- Key
- N_R Receiving nodes
 - 1 Node 1
 - 2 Node 2
 - 12 Node 12
 - 23 Node 23

NOTE The receivers are all terminated nodes except the transmitter.


Figure 68 — Communication matrix F

Pause between the messages: 20 μs.

11.1.11.2 Active Star as transmitter

In some test instances it is necessary that the AS is the transmitter (digital interface) and all other terminated nodes are the receivers.

This communication is used for testing the digital interface. Figure 69 depicts the communication Active Star as transmitter (timing).



- Key
- AS Message transmitted by the Active Star
 - All Message received by all nodes


Figure 69 — Communication Active Star as transmitter (timing)

11.1.11.3 Single node

In some test cases only one transmitter (node 1 or node 2) is required to stimulate one receiving branch of the Active Star.

11.1.11.4 Node 1 and Active Star as transmitter

In some test cases node 1 and the Active Star are required for collision scenarios in the Active Star. Figure 70 depicts the communication node 1 and Active Star (timing).




Key

- AS, N1 Messages transmitted by the Active Star and node 1
- All Message(s) received by all nodes

Figure 70 — Communication node 1 and Active Star (timing)

11.1.11.5 Node 23 as transmitter

In this communication node 23 is the transmitter. Figure 71 depicts the communication with node 23 as transmitter (time diagram).



Key

- 23 Message transmitted by node 23

Figure 71 — Communication with node 23 as transmitter (timing)

11.1.12 Standard preamble

- a) Switch on power supplies and initialize them according to the values defined for each test case in the configuration.
- b) Set ground shift and initialize it according to the values defined for each test case in the configuration.
- c) Set failure according to the values defined for each test case in the configuration.

- d) Wait for 500 ms in order to have a stable failure condition.
- e) TxEN and TxD of all nodes shall be in logical HIGH (idle) state.
- f) In case a BGE signal is available, this signal shall be in logical HIGH state at all nodes and the Active Star.
- g) In case of a WAKE pin this signal shall be in logical HIGH state.
- h) Stimulate Bus Drivers of all nodes via host command to enter *BD_Normal*.
- i) Make sure that the Active Star is in *AS_Normal* mode when this preamble is left and the test execution is entered, e.g. by switching on the power supply of the Active Star just before the end of the preamble.

11.1.13 Sleep preamble

- a) Switch on power supplies and initialize them according to the values defined for each test case in the configuration.
- b) Set ground shift and initialize it according to the values defined for each test case in the configuration.
- c) Set failure according to the values defined for each test case in the configuration.
- d) Wait for 500 ms in order to have a stable failure condition.
- e) TxEN and TxD of all nodes shall be in logical HIGH (idle) state.
- f) In case a BGE signal is available, this signal shall be in logical HIGH state at all nodes and the Active Star.
- g) In case of a WAKE pin this signal shall be in logical HIGH state.
- h) Stimulate Bus Drivers of all nodes via host command to enter *BD_Normal*.
- i) Wait 6 400 ms to make sure that the Active Star enters *AS_Sleep*.

11.1.14 Standard postamble

- a) Set ground shift to 0V.
- b) Reset failures.
- c) Switch off all power supplies.

11.2 Static test cases

The motivation of static test cases is to check the availability and the boundaries in the data sheet of the IUT (topology independent).

Every parameter shall be part of the data sheet and fulfill the specified boundaries. If at least one parameter does not pass this test, the result of the whole conformance test is failed.

Table 461 defines the static test cases for Active Stars with communication controller interface.

Table 461 — Static test cases for Active Stars with communication controller interface

Index	Parameter	SOVS Brace	Description	Min	Max	Unit
1.	<i>dStarRxAsym</i>	Communication. Delay	Receiver delay mismatch a, b		10	ns
2.	<i>dStarRx10</i>	Communication. Delay	Receiver delay, negative edge ^a		225	ns
3.	<i>dStarRx01</i>	Communication. Delay	Receiver delay, positive edge ^a		225	ns
4.	<i>dStarRxai</i>	Communication.Active Star. Timing	Idle reaction time ^c	50	550	ns
5.	<i>dStarRxia</i>	Communication.Active Star. Timing	Activity reaction time ^c	100	550	ns
6.	<i>dStarTxAsym</i>	Communication. Delay	Transmitter delay mismatch ^{b, d}		10	ns
7.	<i>dStarTx10</i>	Communication. Delay	Transmitter delay, negative edge ^{d, e}		225	ns
8.	<i>dStarTx01</i>	Communication. Delay	Transmitter delay, positive edge ^{d, e}		225	ns
9.	<i>dStarTxai</i>	Communication. Timing.Active Star	Propagation delay active → idle ^e		550	ns
10.	<i>dStarTxia</i>	Communication. Active Star.Timing	Propagation delay idle → active ^e		550	ns
11.	<i>uV_{DIG-OUT-HIGH}</i>	Communication. Threshold	Output voltage on a digital output, when in logical high state ^{f, g, h, i}	80	100	%
12.	<i>uV_{DIG-OUT-LOW}</i>	Communication. Threshold	Output voltage on a digital output, when in logical high state ^{f, g, h, i}		20	%
13.	<i>uV_{DIG-IN-HIGH}</i>	Communication. Threshold	Threshold for detecting a digital input as on logical high ^{g, h}		70	%
14.	<i>uV_{DIG-IN-LOW}</i>	Communication. Threshold	Threshold for detecting a digital input as on logical low ^{g, h}	30		%
15.	<i>uData0</i>	Communication. Threshold	Receiver threshold for detecting Data_0	-300 ^j	-150 ^j	mV
16.	<i>uData1</i>	Communication. Threshold	Receiver threshold for detecting Data_1	150 ^j	300 ^j	mV
17.	<i>uData1 - uData0 </i>	Communication. Threshold	Mismatch of receiver thresholds ^k	-30	+30	mV
18.	<i>uStarLogic_1</i>	Communication. Threshold	Threshold for detecting logical high ^h		60	%
19.	<i>uStarLogic_0</i>	Communication. Threshold	Threshold for detecting logical low ^h	40		%

Index	Parameter	SOVS Brace	Description	Min	Max	Unit
20.	<i>dStarRxDR15 + dStarRxDF15</i>	Communication. Timing.Active Star	Sum of rise and fall time at 15 pF load ^l	—	13	ns
21.	Functional Class "Active Star – Communication controller interface"	Functional Class	Checks the complete im- plementation of all specified options			
22.	<i>dStarTxRxai</i>	Communication. Active Star.Timing	Idle-Loop delay	—	325	ns
23.	<i>C_StarTxD</i>	Environment	Input capacitance on TxD pin	—	10	pF
24.	<i>uV_{DIG-OUT-UV}</i>	Communication. Threshold	Output voltage on a digital output at 100 kΩ load, when VD _{DIG} in undervoltage ^m	—	500	mV
25.	<i>uData0_LP</i>	Communication. Threshold	Low power receiver threshold for detecting Data_0 ⁿ	-400	-100	mV
26.	<i>uV_{DIG-OUT-OFF}</i>	Communication. Threshold	Output voltage on a digital output at 100 kΩ load, when unsupplied ^m Checks the existence of this parameter in the datasheet	product specific	product specific	
27.	<i>dStarTSS LengthChange_TxD _Bus</i>	Communication. Truncation	TSS length change from TxD pin to signal on all branches ^e	-450	0	ns
28.	<i>dStarFES1 LengthChange_TxD _Bus</i>	Communication. Truncation	FES1 length change from TxD pin to signal on all branches ^e	0	450	ns
29.	<i>dStarSymbol LengthChange_TxD _Bus</i>	Communication. Truncation	Symbol length change from TxD pin to signal on all branches ^e	-300	400	ns
30.	<i>dStarTSS LengthChange_Bus _RxD</i>	Communication. Truncation	TSS length change from branch to RxD pin	-450	0	ns
31.	<i>dStarFES1 LengthChange_Bus _RxD</i>	Communication. Truncation	FES1 length change from branch to RxD pin	0	450	ns
32.	<i>dStarSymbol LengthChange_Bus _RxD</i>	Communication. Truncation	Symbol length change from branch to RxD pin	-300	400	ns
33.	<i>dStarActivity Detection</i>	Communication. Timing.Active Star	Active Star filter time for activity detection	100	250	ns
34.	<i>dStarIdle Detection</i>	Communication. Timing.Active Star	Active Star filter time for Idle detection	50	200	ns
35.	<i>dStarRxDR15 - dStarRxDF15</i>	Communication. Timing.Active Star	Difference of rise and fall time at 15 pF load	—	5	ns
36.	<i>dStarTxActive Max</i>	Communication. Timing.Active Star	Maximum length of transmitter activation	650	2 600	μs
37.	<i>dStarTxreaction</i>	Communication. Timing.Active Star	TxD reaction time after TxEN HIGH	—	75	ns

Index	Parameter	SOVS Brace	Description	Min	Max	Unit
a	To be tested with a signal according to the definitions that are done in ISO 17458-4.					
b	Shall be guaranteed for ± 300 mV as well as for ± 150 mV level of $uBus$.					
c	To be tested with a signal according to the definitions that are done in ISO 17458-4.					
d	TxD test signal rise and fall time shall be at least 9 ns (20 % – 80 % V_{DIG}).					
e	Load on BP/BM: $40\ \Omega \parallel 100\ \text{pF}$					
f	Load conditions are product specific and documented in the product datasheet.					
g	In case a reference voltage for digital IO is available via a V_{IO} pin, then $uV_{DIG} = uV_{IO}$, otherwise $uV_{DIG} = uV_{CC}$					
h	Relative to V_{DIG}					
i	Condition: no undervoltage on V_{DIG} and either V_{CC} or V_{BAT} supplied (product specific supply thresholds below undervoltage thresholds, e.g. in <i>BD_Off</i> or <i>AS_Off</i> mode)					
j	Take into account the footnotes for this parameter in ISO 0 0000-4					
k	Test with $(uBP + uBM)/2 = uCM = 2,5\ \text{V}$					
l	20 % – 80 % V_{DIG} . A datasheet for the BD/CC/AS shall state maximum rise and fall time on RxD/TxD separately.					
m	Product specific supply thresholds below undervoltage thresholds, e.g. in <i>BD_Off</i> or <i>AS_Off</i> mode					
n	Prerequisite: $uV_{BAT} \geq 7\ \text{V}$ (if applicable, otherwise $uV_{CC} = 5\ \text{V}$)					

11.3 Test cases

11.3.1 Communication.Delay.dStarTx01

11.3.1.1 Transmitter delay *dStarTx01*

Table 462 defines the test case for transmitter delay *dStarTx01*.

Table 462 — Test case for transmitter delay *dStarTx01*

Name	Transmitter delay <i>dStarTx01</i>
Test purpose	This test checks the transmitter delay <i>dStarTx01</i> from <i>low</i> to <i>high</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 11.1. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Active Star as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_AS_TxD</i> of the active star according to the observation window described in 9.1.4.1. b) Observe and acquire <i>uBus</i> at <i>TPAS1_B2</i> of the active star according to the observation window described in 9.1.4.1. c) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. d) Stimulate the IUT (the active star) at <i>TP_AS_TxD</i> and <i>TP_AS_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 10Bit High pattern, followed by one 10Bit Low pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarTx01</i> $\leq$ 225ns. — In case of an available <i>INH1</i> signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 463 defines the test instances for transmitter delay *dStarTx01* test case defined in Table 462.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 463 — Test instances for transmitter delay *dStarTx01*

Instance		1	2	3	4	5	6
Purpose	Stress	none	ground shift at transmitter	ground shift at receiver	low battery	min. bus load	max. bus load
	Precondition	—	—	—	AS_VRC or AS_IVR impl.	—	—
Configuration	Power supply	—	—	—	$V_{BAT} = 5,5\text{ V}$	—	—
	Ground shift	—	+5,0 V at AS	+5,0 V at N23	—	—	—
	Failure	—	—	—	—	FL7 at N23	FL8 at N23
Preamble		—	—	—	—	—	—
Test execution		—	—	—	—	—	—
Pass criteria		—	—	—	—	—	—

11.3.2 Communication.Delay.dStarTx10

11.3.2.1 Transmitter delay *dStarTx10*

Table 464 defines the test case for transmitter delay *dStarTx10*.

Table 464 — Test case for transmitter delay *dStarTx10*

Name	Transmitter delay <i>dStarTx10</i>
Test purpose	This test checks the transmitter delay <i>dStarTx10</i> from <i>high</i> to <i>low</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 11.1. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Active Star as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire u_{TxD} at TP_AS_TxD of the active star according to the observation window described in 9.1.4.1. b) Observe and acquire u_{Bus} at $TPAS1\_B2$ of the active star according to the observation window described in 9.1.4.1. c) In case of an available INH1 signal observe and acquire u_{INH1} at TP_AS_INH1 of the active star. d) Stimulate the IUT (the active star) at TP_AS_TxD and TP_AS_TxEN by one wakeup pattern, followed by one TSS pattern, followed by one 10Bit High pattern, followed by one 10Bit Low pattern.
Postamble	Standard postamble.
Pass criteria	— $dStarTx10 \leq 225\text{ns}$. — In case of an available INH1 signal u_{INH1} shall be in logical HIGH state during the test execution.

Table 465 defines the test instances for transmitter delay *dStarTx10* test case defined in Table 464.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 465 — Test instances for transmitter delay *dStarTx10*

Instance		1	2	3	4	5	6
Purpose	Stress	none	ground shift at transmitter	ground shift at receiver	low battery	min. bus load	max. bus load
	Precondition	—	—	—	AS_VRC or AS_IVR impl.	—	—
Configuration	Power supply	—	—	—	$V_{BAT} = 5,5\text{ V}$	—	—
	Ground shift	—	+5,0 V at AS	+5,0 V at N23	—	—	—
	Failure	—	—	—	—	FL7 at N23	FL8 at N23
Preamble		—	—	—	—	—	—
Test execution		—	—	—	—	—	—
Pass criteria		—	—	—	—	—	—

11.3.3 Communication.Delay.dStarRx01

11.3.3.1 Receiver delay *dStarRx01*

Table 466 defines the test case for receiver delay *dStarRx01*.

Table 466 — Test case for receiver delay *dStarRx01*

Name	Receiver delay <i>dStarRx01</i>
Test purpose	This test checks the receiver delay <i>dStarRx01</i> from <i>low</i> to <i>high</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 11.1. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. b) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxEN</i> of node 23. c) Observe and acquire <i>uBus</i> at <i>TPAS4_B2</i> of the active star according to the observation window described in 9.1.4.1. d) Observe and acquire <i>uRxD</i> at <i>TP_AS_RxD</i> of the active star according to the observation window described in 9.1.4.1. e) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) Stimulate the bus driver in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 10Bit High pattern, followed by one 10Bit Low pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarRx01</i> ≤ 225ns.

Name	Receiver delay <i>dStarRx01</i>
	— In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 467 defines the test instances for receiver delay *dStarRx01* test case defined in Table 466.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 467 — Test instances for receiver delay *dStarRx01*

Instance		1	2	3	4	5	6
Purpose	Stress	none	ground shift at transmitter	ground shift at receiver	low battery	min. bus load	max. bus load
	Precondition	—	—	—	AS_VRC or AS_IVR impl.	—	—
Configuration	Power supply	—	—	—	$V_{BAT} = 5,5\text{ V}$	—	—
	Ground shift	—	+5,0 V at N23	+5,0 V at AS	—	—	—
	Failure	—	—	—	—	FL7 at N23	FL8 at N23
Preamble		—	—	—	—	—	—
Test execution		—	—	—	—	—	—
Pass criteria		—	—	—	—	—	—

11.3.4 Communication.Delay.dStarRx10

11.3.4.1 Receiver delay *dStarRx10*

Table 468 defines the test case for receiver delay *dStarRx10*.

Table 468 — Test case for receiver delay *dStarRx10*

Name	Receiver delay <i>dStarRx10</i>
Test purpose	This test checks the receiver delay <i>dStarRx10</i> from <i>high</i> to <i>low</i> according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 11.1. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: node 23 as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_N23_TxD</i> of node 23. b) Observe and acquire <i>uTxEN</i> at <i>TP_N23_TxD</i> of node 23. c) Observe and acquire <i>uBus</i> at <i>TPAS4_B2</i> of the active star according to the observation window described in 9.1.4.1. d) Observe and acquire <i>uRxD</i> at <i>TP_AS_RxD</i> of the active star according to the observation window described in 9.1.4.1. e) In case of an available <i>INH1</i> signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) Stimulate the bus driver in node 23 at <i>TP_N23_TxD</i> and <i>TP_N23_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 10Bit High pattern, followed by one 10Bit Low pattern.
Postamble	Standard postamble.
Pass criteria	— <i>dStarRx10</i> ≤ 225ns.

Name	Receiver delay <i>dStarRx10</i>
	— In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state during the test execution.

Table 469 defines the test instances for receiver delay *dStarRx10* test case defined in Table 468.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 469 — Test instances for receiver delay *dStarRx10*

Instance		1	2	3	4	5	6
Purpose	Stress	none	ground shift at transmitter	ground shift at receiver	low battery	min. bus load	max. bus load
	Precondition	—	—	—	AS_VRC or AS_IVR impl.	—	—
Configuration	Power supply	—	—	—	$V_{BAT} = 5,5\text{ V}$	—	—
	Ground shift	—	+5,0 V at N23	+5,0 V at AS	—	—	—
	Failure	—	—	—	—	FL7 at N23	FL8 at N23
Preamble		—	—	—	—	—	—
Test execution		—	—	—	—	—	—
Pass criteria		—	—	—	—	—	—

11.3.5 Mode.Active Star.Normal

11.3.5.1 Operation mode change to AS_Normal in case of power on of V_{StarSupply}

Table 470 defines the test case for operation mode change to AS_Normal in case of power on of V_{StarSupply}.

Table 470 — Test case for operation mode change to AS_Normal in case of power on of V_{StarSupply}

Name	Operation mode change to AS_Normal in case of power on of V _{StarSupply}
Test purpose	This test checks the ability of the IUT to change from AS_Off mode to AS_Standby to AS_Normal due to power on V _{StarSupply} according to ISO 17458-4 while no stress condition is present.
Configuration	— Topology: as specified in previous configuration see 11.1. — In case that V_{CC} is implemented: external V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} is implemented: external V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: External V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: AS as transmitter.
Preamble (setup state)	— Standard preamble. — Disable outputs of power supplies of IUT in active star from where the supply is derived.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_AS_TxD</i> of the AS. b) Observe and acquire <i>uTxEN</i> at <i>TP_AS_TxEN</i> of the AS. c) Observe and acquire <i>uRxD</i> at <i>TP_AS_RxD</i> of the AS d) Observe and acquire <i>uRxD</i> at <i>TP_Nx_RxD</i> of all nodes. e) In case of an available INH signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i>. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_AS_RxEN</i> of the active star. g) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_Nx_RxEN</i> of all nodes. h) Enable power supplies of IUT in active star from where the supply is derived. i) Wait 100 µs + 10 ms ^a. j) Stimulate the active star at <i>TP_AS_TxD</i> and <i>TP_AS_TxEN</i> by one TSS pattern, followed by one 50/50 pattern. k) Trigger the logic analyzer to start the observation synchronously with the stimulation of

Name	Operation mode change to AS_Normal in case of power on of VStarSupply
	the active star at <i>TP_AS_TxD</i> and <i>TP_AS_TxEN</i> .
Postamble	Standard postamble.
Pass criteria	Adaptation of the thresholds for digital signals may be required. — <i>uRxD</i> of all observed nodes and the active star shall contain the 50/50 pattern transmitted by the AS, i.e. the active star shall enter <i>AS_Normal</i> mode within $100\ \mu\text{s} + 10\ \text{ms}$^a after power on and transmit the test patterns of the AS. — In case of an available RxEN signal <i>uRxEN</i> of all nodes and the active star shall be in logical HIGH state before the active star is stimulated (falling edge of <i>uTxD</i> and <i>uTxEN</i>) and shall be in logical LOW state while <i>uRxD</i> of the corresponding node signals the received patterns. — In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state (<i>Not_Sleep</i>) during the observation window.
^a Additionally, a possible product specific delay shall be considered. If such a delay is implemented a way to calculate this delay shall be provided by the device's datasheet at least.	

Table 471 defines the test instances for operation mode change to AS_Normal in case of power on of VStarSupply test case defined in Table 470.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 471 — Test instances for operation mode change to AS_Normal in case of power on of VStarSupply

Instance		1	2
Purpose	Stress	none	ground shift
	Precondition	—	—
Configuration	Power supply	—	—
	Ground shift	—	+5,0 V at AS
	Failure	—	—
Preamble		—	—
Test execution		—	—
Pass criteria		—	—

11.3.6 Mode.Active Star.Normal.GoToSleep

11.3.6.1 Operation mode change to AS_Sleep after dStarGoToSleep

Table 472 defines the test case for operation mode change to AS_Sleep after dStarGoToSleep.

Table 472 — Test case for operation mode change to AS_Sleep after dStarGoToSleep

Name	Operation mode change to AS_Sleep after dStarGoToSleep
Test purpose	This test checks the ability of the active star to go to AS_Sleep mode if all branches are in <i>Branch_Idle</i> for longer than <i>dStarGoToSleep</i> according to ISO 17458-4 while no stress condition is present. Additionally, the behaviour at the local communication controller interface and, if available, the local bus guardian interface is verified.
Configuration	— Topology: as specified in previous configuration see 11.1. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Active Star as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire <i>uTxD</i> at <i>TP_AS_TxD</i> of the active star. b) Observe and acquire <i>uTxEN</i> at <i>TP_AS_TxEN</i> of the active star. c) Observe and acquire <i>uRxD</i> at <i>TP_AS_RxD</i> of the active star. d) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. e) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_AS_RxEN</i> of the active star. f) Stimulate the IUT (AS) at <i>TP_AS_TxD</i> and <i>TP_AS_TxEN</i> by one wakeup pattern, followed by one TSS pattern, followed by one 10Bit Low pattern. g) Trigger the logic analyzer to start the observation synchronously with the stimuli at <i>TP_AS_TxEN</i> of the active star.

Name	Operation mode change to AS_Sleep after dStarGoToSleep
	h) Wait 6 400 ms.
Postamble	Standard postamble.
Pass criteria	The period to observe is very long in this test case. But a bit level resolution is not required. The Go-To-Sleep timeout <i>dStarGoToSleep</i> shall be measured with an error of less than 1 %. — <i>uRxD</i> of the active star shall be in logical HIGH state after the stimulation at <i>TP_AS_TxD</i> and <i>TP_AS_TxEN</i> and until the end of the test execution. — In case of an available INH1 signal <i>uINH1</i> shall initially be in logical HIGH state for at least 640 ms. Between 640 ms and 6 400 ms after the start of the observation, <i>uINH1</i> shall change to logical LOW state. — In case of an available RxEN signal <i>uRxEN</i> of the active star shall be in logical HIGH state after the stimulation at <i>TP_AS_TxD</i> and <i>TP_AS_TxEN</i> until the end of the test execution.

Table 473 defines the test instances for operation mode change to AS_Sleep after dStarGoToSleep test case defined in Table 472.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 473 — Test instances for operation mode change to AS_Sleep after dStarGoToSleep

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

11.3.7 Mode.Active Star.Normal.GoToSleep_Fail

11.3.7.1 Operation mode change to AS_Sleep after dStarGoToSleep (FailSilent)

Table 474 defines the test case for operation mode change to AS_Sleep after dStarGoToSleep (FailSilent).

Table 474 — Test case for operation mode change to AS_Sleep after dStarGoToSleep (FailSilent)

Name	Operation mode change to AS_Sleep after dStarGoToSleep (FailSilent)
Test purpose	This test checks the ability of the active star to go to AS_Sleep mode if one branch is in <i>Branch_FailSilent</i> and all other branches are in <i>Branch_Idle</i> for longer than <i>dStarGoToSleep</i> according to ISO 17458-4 while no stress condition is present. Additionally, the behaviour at the local communication controller interface and, if available, the local bus guardian interface is verified.
Configuration	— Topology: as specified in previous configuration see 11.1. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: babbling idiot. — Communication: none.
Preamble (setup state)	— Standard preamble. — Interrupt BP and BM of the nodes 21..24 (branch 2), node 1 (branch 1) and node 2 (branch 3).
Test execution	a) Observe and acquire <i>uBP</i> at <i>TPAS1_B2_BP</i> of the transmitting branch 2 according to the observation window described in 10.2.4.6. b) Observe and acquire <i>uBM</i> at <i>TPAS1_B2_BM</i> of the transmitting branch 2 according to the observation window described in 10.2.4.6. c) Observe and acquire <i>uBus</i> at <i>TPAS4_B4</i> of the receiving branch 4 according to the observation window described in 10.2.4.6. d) Observe and acquire <i>uRxD</i> at <i>TP_AS_RxD</i> of the active star. e) In case of an available INH1 signal observe and acquire <i>uINH1</i> at <i>TP_AS_INH1</i> of the active star. f) In case of an available RxEN signal observe and acquire <i>uRxEN</i> at <i>TP_AS_RxEN</i> of the active star. g) Stimulate the bus drivers of nodes 12, 13 and 14 at <i>TP_Nx_TxD</i> and <i>TP_Nx_TxEN</i> by

Name	Operation mode change to <i>AS_Sleep</i> after <i>dStarGoToSleep</i> (FailSilent)
	one babbling idiot pattern as defined in 10.2.3.1. Repeat this pattern for at least 6 400 ms + 2 600 μs. h) Trigger the logic analyzer to start the observation synchronously with the begin of the babbling idiot stimuli.
Postamble	Standard postamble.
Pass criteria	The period to observe is very long in this test case. But a bit level resolution is not required. The Go-To-Sleep timeout <i>dStarGoToSleep</i> shall be measured with an error of less than 1 %. <i>uBP</i> and <i>uBM</i> of branch 2 indicate <i>Data_0</i> state initially, i.e. the active star retransmits the babbling idiot pattern before branch 4 enters <i>Branch_FailSilent</i>. Then, branch 2 enters <i>Idle</i> state. — <i>uRxD</i> of the active star shall be in logical LOW state for at least 650 μs initially, i.e. the active star signals the babbling idiot pattern received at branch 4 on the local communication controller interface. — <i>uRxD</i> of the active star shall change to logical HIGH state between 650 μs and 2 600 μs after the start of the babbling idiot sequence and shall remain at logical HIGH state until the end of the test execution, i.e. branch 4 is excluded from communication by the active star after the noise detection timeout <i>dBranchRxActiveMax</i>. — In case of an available RxEN signal <i>uRxEN</i> of the active star shall be in logical LOW state for at least 650 μs initially, i.e. the active star signals the babbling idiot pattern received at branch 4 on the local communication controller interface. — In case of an available RxEN signal <i>uRxEN</i> of the active star shall change to logical HIGH state between 650 μs and 2 600 μs after the start of the babbling idiot sequence and shall remain at logical HIGH state until the end of the test execution, i.e. branch 4 is excluded from communication by the active star after the noise detection timeout <i>dBranchRxActiveMax</i>. — Between 640 ms and 6 400 ms after branch 2 has entered <i>Idle</i> state, i.e. <i>uBP</i> and <i>uBM</i> of branch 2 are between 1 800 mV and 3 200 mV (<i>Idle</i>), <i>uBP</i> and <i>uBM</i> of branch 2 change to a voltage level between -200 mV and +200 mV (<i>Idle_LP</i>). — In case of an available INH1 signal <i>uINH1</i> shall be in logical HIGH state for at least 640 ms + 650 μs after the first rising edge in <i>uRxD</i> of the AS. Between 640 ms + 650 μs and 6 400 ms + 2 600 μs after this edge, <i>uINH1</i> shall change to logical LOW state, i.e. the active star shall enter <i>AS_Sleep</i> mode if all branches are in <i>Branch_Idle</i> or <i>Branch_FailSilent</i> for <i>dStarGoToSleep</i>.

Table 475 defines the test instances for operation mode change to AS_Sleep after dStarGoToSleep (FailSilent) test case defined in Table 474.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 475 — Test instances for operation mode change to AS_Sleep after dStarGoToSleep (FailSilent)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—

11.3.8 Mode.Active Star.Branch.Idle

11.3.8.1 Check AS transmitter activation via TxEN (*Branch_Idle*)

Table 476 defines the test case for check AS transmitter activation via TxEN (*Branch_Idle*).

Table 476 — Test case for check AS transmitter activation via TxEN (*Branch_Idle*)

Name	Check AS transmitter activation via TxEN (<i>Branch_Idle</i>)
Test purpose	This test checks the activation of the transmitter of the active star via the TxEN signal of the local communication controller interface according to ISO 17458-4 while no stress condition is present and the branches of the active star are in <i>Branch_Idle</i> state and signal <i>Idle</i> to the central logic of the active star respectively.
Configuration	— Topology: as specified in previous configuration see 11.1. — In case that only V_{CC} is implemented: V_{CC} power supply of active star: +5,0 V. — In case that V_{BAT} and V_{CC} are both implemented: — V_{BAT} power supply of active star: default. — V_{CC} power supply of active star: +5,0 V. — In case that only V_{BAT} is implemented: V_{BAT} power supply of active star: default. — In case that V_{IO} is implemented: V_{IO} reference voltage of active star: depends on implementation. — Ground shift: 0 V. — Failure: none. — Communication: Active Star as transmitter.
Preamble (setup state)	Standard preamble.
Test execution	a) Observe and acquire $uTxD$ at TP_AS_TxD of the active star. b) Observe and acquire $uTxEN$ at TP_AS_TxEN of the active star. c) Observe and acquire $uRxD$ at TP_Nx_RxD of all nodes. d) Observe and acquire $uRxD$ at TP_AS_RxD of the active star. e) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_Nx_RxEN of all nodes. f) In case of an available RxEN signal observe and acquire $uRxEN$ at TP_AS_RxEN of the active star. g) In case of an available INH1 signal observe and acquire $uINH1$ at TP_AS_INH1 of the active star.

Name	Check AS transmitter activation via TxEN (<i>Branch_Idle</i>)
	h) Stimulate the IUT (AS) at <i>TP_AS_TxD</i> and <i>TP_AS_TxEN</i> by one TSS pattern, followed by one 50/50 pattern.
Postamble	Standard postamble.
Pass criteria	— <i>uRxD</i> of all nodes shall be in logical HIGH state before the IUT is stimulated to transmit. — <i>uRxD</i> of the active star shall be in logical HIGH state before the IUT is stimulated to transmit. After the IUT is stimulated <i>uRxD</i> of the active star shall contain the patterns transmitted at <i>uTxD</i> and <i>uTxEN</i> (loopback functionality). — In case of an available RxEN signal <i>uRxEN</i> of the active star shall be in logical HIGH state before the IUT is stimulated to transmit and shall be in logical LOW state while <i>uRxD</i> of the active star signals the received pattern. — <i>uRxD</i> of all nodes shall contain the 50/50 pattern transmitted by the IUT. — In case of an available INH1 signal <i>uINH1</i> of the active star shall be in logical HIGH state during the test execution.

Table 477 defines the test instances for check AS transmitter activation via TxEN (*Branch_Idle*) test case defined in Table 476.

The test case shall be executed for each test instance, whereas each test instance defines variations of the corresponding test configuration under different stress conditions. The variations with respect to the test case table are disclosed in the test instances table.

Table 477 — Test instances for check AS transmitter activation via TxEN (*Branch_Idle*)

Instance		1	2	3
Purpose	Stress	none	ground shift	low battery
	Precondition	—	—	AS_VRC or AS_IVR implemented
Configuration	Power supply	—	—	V _{BAT} = 5,5 V
	Ground shift	—	+5,0 V at AS	—
	Failure	—	—	—
Preamble		—	—	—
Test execution		—	—	—
Pass criteria		—	—	—